Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Actions

Test

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
2,740 workflow runs
2,740 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Test
Test #11836: Scheduled
September 5, 2025 01:00 1h 9m 54s master
September 5, 2025 01:00 1h 9m 54s
[WIP] Cleanups in RR graph generation
Test #11835: Pull request #3264 synchronize by soheilshahrouz
September 4, 2025 22:53 18m 14s temp_num_layers_size_t
September 4, 2025 22:53 18m 14s
[WIP] Cleanups in RR graph generation
Test #11834: Pull request #3264 synchronize by soheilshahrouz
September 4, 2025 22:26 23m 57s temp_num_layers_size_t
September 4, 2025 22:26 23m 57s
[WIP] Cleanups in RR graph generation
Test #11833: Pull request #3264 opened by soheilshahrouz
September 4, 2025 22:02 23m 48s temp_num_layers_size_t
September 4, 2025 22:02 23m 48s
Test
Test #11832: Scheduled
September 4, 2025 00:58 17m 18s master
September 4, 2025 00:58 17m 18s
Congestion modeling in placement stage
Test #11831: Pull request #3010 synchronize by soheilshahrouz
September 3, 2025 19:05 35m 40s temp_place_est_chan_util
September 3, 2025 19:05 35m 40s
Test
Test #11830: Scheduled
September 3, 2025 00:58 34m 48s master
September 3, 2025 00:58 34m 48s
Test
Test #11829: Scheduled
September 2, 2025 01:02 19m 30s master
September 2, 2025 01:02 19m 30s
Stratix 10 Quad Port Ram Support
Test #11828: Pull request #3180 synchronize by kimiatkh
September 1, 2025 20:21 17m 40s stratix_10_arch_updates
September 1, 2025 20:21 17m 40s
Stratix 10 Quad Port Ram Support
Test #11827: Pull request #3180 synchronize by kimiatkh
September 1, 2025 19:22 18m 58s stratix_10_arch_updates
September 1, 2025 19:22 18m 58s
Test
Test #11826: Scheduled
September 1, 2025 01:12 18m 0s master
September 1, 2025 01:12 18m 0s
Test
Test #11825: Scheduled
August 31, 2025 01:05 24m 38s master
August 31, 2025 01:05 24m 38s
August 30, 2025 17:10 17m 55s
Test
Test #11823: Scheduled
August 30, 2025 00:58 18m 44s master
August 30, 2025 00:58 18m 44s
[WIP] Fixing Subtraction CIN Bug
Test #11821: Pull request #3261 opened by loglav03
August 29, 2025 15:08 23m 41s Sub_Cin_Bug_Fix
August 29, 2025 15:08 23m 41s
August 29, 2025 02:50 19m 58s
Test
Test #11819: Scheduled
August 29, 2025 01:01 18m 49s master
August 29, 2025 01:01 18m 49s
Removing Top Module Mapping With Slang
Test #11818: Pull request #3259 opened by loglav03
August 28, 2025 21:56 19m 40s slang_top_map_removal
August 28, 2025 21:56 19m 40s
August 28, 2025 19:05 18m 46s
August 28, 2025 18:50 14m 51s
Fix regression testing false negative
Test #11815: Pull request #3255 synchronize by AmirhosseinPoolad
August 28, 2025 18:26 37m 40s reg_test_false_negative
August 28, 2025 18:26 37m 40s
August 28, 2025 17:06 40m 10s
Merge pull request #3256 from verilog-to-routing/gui_docs
Test #11813: Commit 98065e9 pushed by vaughnbetz
August 28, 2025 17:04 1m 36s master
August 28, 2025 17:04 1m 36s