Skip to content

Pull requests: llvm/circt

New pull request New
155 Open 6,146 Closed
155 Open 6,146 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add vectorization pass for Moore dialect
#8543 opened Jun 6, 2025 by mafeguimaraes Loading…
1
[LLHD] Add llhd.sig.extract support to Mem2Reg Comb Involving the `comb` dialect LLHD
#8542 opened Jun 5, 2025 by fabianschuiki Loading…
3
[LLHD] Use new combinational process instead of execute regions LLHD
#8537 opened Jun 4, 2025 by fabianschuiki Loading…
2
[LLHD] Add combinational process op LLHD
#8536 opened Jun 4, 2025 by fabianschuiki Loading…
11
[AIG] Add LongestPathAnalysis implementation
#8529 opened Jun 3, 2025 by uenoku Loading…
11
[CMake] Allow Python discovery from virtual environment
#8520 opened May 30, 2025 by hamidelmaazouz Loading…
5
[SV] Enhanced name validation: support IEEE standard escape name checking
#8518 opened May 29, 2025 by RonxBulld Loading…
8
[SharedResourcesProblem] [Simplex Scheduler] Simplex scheduler deals with multiple resource constraints
#8480 opened May 13, 2025 by jiahanxie353 Loading…
3
[SCFToCalyx] Modify top-level function in place and propagate external memory allocations
#8446 opened Apr 25, 2025 by jiahanxie353 Loading…
[ci] Bump CI images
#8445 opened Apr 25, 2025 by seldridge Loading…
2
[ImportVerilog] Convert the unpacked array to a simple bit vector
#8392 opened Apr 4, 2025 by AnnuCode Loading…
2
When replacing a register with its reset value, attempt width coercion FIRRTL Involving the `firrtl` dialect
#8379 opened Apr 1, 2025 by rwy7 Loading…
[ImportVerilog]add support for String literal operations
#8309 opened Mar 10, 2025 by ChenXo0 • Draft
2
Add a few mux-of-const and reg-of-and/or canonicalizers. FIRRTL Involving the `firrtl` dialect
#8307 opened Mar 7, 2025 by rwy7 Loading…
17
[circt-verilog-lsp] Add hover support
#8304 opened Mar 6, 2025 by uenoku Loading…
3
[circt-verilog-lsp] Add inlay hints support for Verilog LSP server
#8303 opened Mar 6, 2025 by uenoku Loading…
3
[Firtool] Move from lib to lib/Tools, NFC
#8291 opened Mar 3, 2025 by uenoku Loading…
[circt-verilog-lsp][vscode] Add initial VS Code extension configuration for CIRCT Verilog LSP
#8281 opened Feb 27, 2025 by uenoku Loading…
1
[circt-verilog-lsp] Add definition and reference providers
#8280 opened Feb 27, 2025 by uenoku Loading…
4
[ImportVerilog] add unpacked array concatenation Moore
#8270 opened Feb 24, 2025 by chenbo-again Loading…
1
10
[circt-synth] Implemented AIG node balancing algorithm
#8262 opened Feb 21, 2025 by Max-astro Loading…
28
[ImportVerilog]Support the delay control. ImportVerilog Moore
#8259 opened Feb 20, 2025 by terapines-osc-1 • Draft
3
[MooreToCore]Remove unexpected observed values for WaitOp. bug Something isn't working Moore
#8255 opened Feb 19, 2025 by terapines-osc-1 Loading…
5
[LLHD][TCM] Fix CFG loops detection
#8230 opened Feb 12, 2025 by AndreyVV-100 Loading…
1
[arcilator] Add missing install configuration for arcilator-runtime.h and arcilator-header-cpp.py
#8223 opened Feb 11, 2025 by FurryAcetylCoA Loading…
1
ProTip! What’s not been updated in a month: updated:<2025-05-07.