Skip to content

Add intrinsics for the new FP conversions introduced by the 2024 dpISA #407

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Add intrinsics for the new FP conversions introduced by the 2024 dpISA #407

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
11 changes: 11 additions & 0 deletions main/acle.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -461,6 +461,9 @@ Armv8.4-A [[ARMARMv84]](#ARMARMv84). Support is added for the Dot Product intrin
* Upgrade to [**Beta**](#current-status-and-anticipated-changes)
support for modal 8-bit floating point intrinsics.

#### Changes between ACLE Q2 2025 and ACLE Q3 2025
* Added support for FEAT_FPRCVT intrinsics and `__ARM_FEATURE_FPRCVT`.

#### Changes for next release

* Added feature test macro for FEAT_SSVE_FEXPA.
Expand Down Expand Up @@ -2207,6 +2210,13 @@ ACLE intrinsics are available. This implies that `__ARM_FEATURE_SM4` and
floating-point absolute minimum and maximum instructions (FEAT_FAMINMAX)
and if the associated ACLE intrinsics are available.

### Floating-point to-from integer conversion intrinsics

`__ARM_FEATURE_FPRCVT` is defined to `1` if there is hardware
support for floating-point to integer and integer to floating-point
conversion instructions. This includes the instructions FCVTAS, FCVTAU, FCVTMS,
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I think this is bit misleading. we have floating point conversions even without this feature. This feature just enables us to do it within SIMD&FP reg file. I would also adjust the header to smth like:

SIMD&FP registers only floating-point conversions extension

or maybe just FPRCVT extension.

Listing all instructions here is also not necessary I think.

FCVTMU, FCVTNS, FCVTNU, FCVTPS, FCVTPU, FCVTZS, and FCVTZU (scalar SIMD&FP)).

### Lookup table extensions

`__ARM_FEATURE_LUT` is defined to 1 if there is hardware support for
Expand Down Expand Up @@ -2590,6 +2600,7 @@ be found in [[BA]](#BA).
| [`__ARM_FEATURE_FP8DOT2`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 |
| [`__ARM_FEATURE_FP8DOT4`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 |
| [`__ARM_FEATURE_FP8FMA`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 |
| [`__ARM_FEATURE_FPRCVT`](#floating-point-to-from-integer-conversion-intrinsics) | Floating-point to/from integer conversion intrinsics | 1 |
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Same as above. This description is bit misleading in my opinioon.

| [`__ARM_FEATURE_FRINT`](#availability-of-armv8.5-a-floating-point-rounding-intrinsics) | Floating-point rounding extension (Arm v8.5-A) | 1 |
| [`__ARM_FEATURE_GCS`](#guarded-control-stack) | Guarded Control Stack | 1 |
| [`__ARM_FEATURE_GCS_DEFAULT`](#guarded-control-stack) | Guarded Control Stack protection can be enabled | 1 |
Expand Down
Loading