-
Notifications
You must be signed in to change notification settings - Fork 65
Add intrinsics for the new FP conversions introduced by the 2024 dpISA #407
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
FEAT_FPRCVT adds 4 new variants for each FCVTAS, FCVTAU, FCVTMS, FCVTMU, FCVTNS, FCVTNU, FCVTPS, FCVTPU, FCVTZS, and FCVTZU instruction. 1) Half Precision to 32-bit 2) Half Precision to 64-bit 3) Single Precision to 64-bit 4) Double Precision to 32-bit For the Single Precision to 64-bit and Double Precision to 32-bit variants, this patch adds two new intrinsics, that reduce to - Single Precision to 64-bit : <INST> Dd,Sn - Double Precision to 32-bit : <INST> Sd,Dn The intrinsics for conversions from Half Precision are already defined. However they are documented as reducing to the incorrect instruction format; <INST> Hd,Hn, so this patch fixes them to be - Half Precision to 32-bit : <INST> Sd,Hn - Half Precision to 64-bit : <INST> Dd,Hn
|
||
`__ARM_FEATURE_FPRCVT` is defined to `1` if there is hardware | ||
support for floating-point to integer and integer to floating-point | ||
conversion instructions. This includes the instructions FCVTAS, FCVTAU, FCVTMS, |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think this is bit misleading. we have floating point conversions even without this feature. This feature just enables us to do it within SIMD&FP reg file. I would also adjust the header to smth like:
SIMD&FP registers only floating-point conversions extension
or maybe just FPRCVT extension.
Listing all instructions here is also not necessary I think.
@@ -2590,6 +2600,7 @@ be found in [[BA]](#BA). | |||
| [`__ARM_FEATURE_FP8DOT2`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 | | |||
| [`__ARM_FEATURE_FP8DOT4`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 | | |||
| [`__ARM_FEATURE_FP8FMA`](#modal-8-bit-floating-point-extensions) | Modal 8-bit floating-point extensions | 1 | | |||
| [`__ARM_FEATURE_FPRCVT`](#floating-point-to-from-integer-conversion-intrinsics) | Floating-point to/from integer conversion intrinsics | 1 | |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Same as above. This description is bit misleading in my opinioon.
@@ -4083,35 +4103,35 @@ float16_t vcvth_f16_u16(uint16_t a) a -> Hn UCVTF Hd,Hn Hd -> result A64 | |||
float16_t vcvth_f16_u32(uint32_t a) a -> Hn UCVTF Hd,Hn Hd -> result A32/A64 | |||
float16_t vcvth_f16_u64(uint64_t a) a -> Hn UCVTF Hd,Hn Hd -> result A64 | |||
int16_t vcvth_s16_f16(float16_t a) a -> Hn FCVTZS Hd,Hn Hd -> result A64 | |||
int32_t vcvth_s32_f16(float16_t a) a -> Hn FCVTZS Hd,Hn Hd -> result A32/A64 | |||
int64_t vcvth_s64_f16(float16_t a) a -> Hn FCVTZS Hd,Hn Hd -> result A64 | |||
int32_t vcvth_s32_f16(float16_t a) a -> Hn FCVTZS Sd,Hn Sd -> result A32/A64 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I am not usre if A32 should stay here. I think these instructions are A64 only but I might be wrong
FEAT_FPRCVT adds 4 new variants for each FCVTAS, FCVTAU, FCVTMS, FCVTMU, FCVTNS, FCVTNU, FCVTPS, FCVTPU, FCVTZS, and FCVTZU instruction. 1) Half Precision to 32-bit
2) Half Precision to 64-bit
3) Single Precision to 64-bit
4) Double Precision to 32-bit
For the Single Precision to 64-bit and Double Precision to 32-bit variants, this patch adds two new intrinsics, that reduce to
The intrinsics for conversions from Half Precision are already defined. However they are documented as reducing to the incorrect instruction format; Hd,Hn, so this patch fixes them to be
name: Pull request
about: Technical issues, document format problems, bugs in scripts or feature proposal.
Thank you for submitting a pull request!
If this PR is about a bugfix:
Please use the bugfix label and make sure to go through the checklist below.
If this PR is about a proposal:
We are looking forward to evaluate your proposal, and if possible to
make it part of the Arm C Language Extension (ACLE) specifications.
We would like to encourage you reading through the contribution
guidelines, in particular the section on submitting
a proposal.
Please use the proposal label.
As for any pull request, please make sure to go through the below
checklist.
Checklist: (mark with
X
those which apply)PR (do not bother creating the issue if all you want to do is
fixing the bug yourself).
SPDX-FileCopyrightText
lines on topof any file I have edited. Format is
SPDX-FileCopyrightText: Copyright {year} {entity or name} <{contact informations}>
(Please update existing copyright lines if applicable. You can
specify year ranges with hyphen , as in
2017-2019
, and usecommas to separate gaps, as in
2018-2020, 2022
).Copyright
section of the sources of thespecification I have edited (this will show up in the text
rendered in the PDF and other output format supported). The
format is the same described in the previous item.
tricky to set up on non-*nix machines). The sequence can be
found in the contribution
guidelines. Don't
worry if you cannot run these scripts on your machine, your
patch will be automatically checked in the Actions of the pull
request.
introduced in this PR in the section Changes for next
release of the section Change Control/Document history
of the document. Create Changes for next release if it does
not exist. Notice that changes that are not modifying the
content and rendering of the specifications (both HTML and PDF)
do not need to be listed.
correctness of the result in the PDF output (please refer to the
instructions on how to build the PDFs
locally).
draftversion
is set totrue
in the YAML headerof the sources of the specifications I have modified.
in the README page of the project.