Search results

Removed twist attribute from RR graph

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3157

#3157 In verilog-to-routing/vtr-verilog-to-routing;

· saaramahmoudi opened on Jun 20, 2025

[WIP] Converting Yosys to Submodule

buildBuild systemBuild system

external_libs

lang-cppC/C++ codeC/C++ code

lang-hdlHardware Description Language (Verilog/VHDL)Hardware Description Language (Verilog/VHDL)

lang-makeCMake/Make codeCMake/Make code

lang-perlPerl codePerl code

lang-pythonPython codePython code

lang-shellShell scripts (bash etc.)Shell scripts (bash etc.)

Parmys

Status: Draft (not ready).

verilog-to-routing/vtr-verilog-to-routingnumber 3156

#3156 In verilog-to-routing/vtr-verilog-to-routing;

· loglav03 opened on Jun 20, 2025

[AP][Solver] Per-Connection Timing Optimization

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3155

#3155 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Jun 20, 2025

Generalize Parmys Mult_Split to Allow for Multipliers Whose Input Widths are not Equal

lang-cppC/C++ codeC/C++ code

Parmys

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3143

#3143 In verilog-to-routing/vtr-verilog-to-routing;

· WhiteNinjaZ opened on Jun 16, 2025

[NetlistWriter] Fixed Tcq SDF Writing for BlackBoxs

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3142

#3142 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Jun 16, 2025

Add tileable RR Graph

docsDocumentationDocumentation

lang-cppC/C++ codeC/C++ code

libarchfpgaLibrary for handling FPGA Architecture descriptionsLibrary for handling FPGA Architecture descriptions

libvtrutil

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3134

#3134 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on Jun 11, 2025

[Place] Centriod Initial Placement

lang-cppC/C++ codeC/C++ code

libarchfpgaLibrary for handling FPGA Architecture descriptionsLibrary for handling FPGA Architecture descriptions

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3018

#3018 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on May 1, 2025

[WIP] Congestion modeling in placement stage

lang-cppC/C++ codeC/C++ code

libvtrutil

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3010

#3010 In verilog-to-routing/vtr-verilog-to-routing;

· soheilshahrouz opened on Apr 29, 2025

needs to be updated based on mods to placer

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Draft (not ready).

verilog-to-routing/vtr-verilog-to-routingnumber 2706

#2706 In verilog-to-routing/vtr-verilog-to-routing;

· KA7E opened on Aug 27, 2024

[WIP] Router Lookahead Profiler

buildBuild systemBuild system

external_libs

infraProject InfrastructureProject Infrastructure

lang-cppC/C++ codeC/C++ code

lang-makeCMake/Make codeCMake/Make code

lang-pythonPython codePython code

scriptsUtility & Infrastructure scriptsUtility & Infrastructure scripts

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Draft (not ready).

verilog-to-routing/vtr-verilog-to-routingnumber 2683

#2683 In verilog-to-routing/vtr-verilog-to-routing;

· nedsels opened on Aug 12, 2024

if stopping after packing skip unnecessary placement setup

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 2680

#2680 In verilog-to-routing/vtr-verilog-to-routing;

· KA7E opened on Aug 8, 2024

Congestion Aware Placement

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Draft (not ready).

verilog-to-routing/vtr-verilog-to-routingnumber 2672

#2672 In verilog-to-routing/vtr-verilog-to-routing;

· behzadmehmood-rs opened on Aug 1, 2024