Search results

Building riscv-pk fails to get environment

bug

Status: Open.

#2300 In ucb-bar/chipyard;

· sbancuz opened on Sep 18, 2025

Read-Write Conflict in Dual-Port BTB SRAM

bug

Status: Open.

#2277 In ucb-bar/chipyard;

· isaac12380 opened on Aug 20, 2025

Memory Access Deadlock Induced by Prefetcher in D-Cache

bug

Status: Open.

#2276 In ucb-bar/chipyard;

· isaac12380 opened on Aug 20, 2025

The system starts up particularly slowly,Copying data from the SD card is particularly slow.

bug

Status: Open.

#2274 In ucb-bar/chipyard;

· Dodgers20240913 opened on Aug 7, 2025

Failure booting linux and running JTAG on VCU118 using OpenOCD + GDB

bug

Status: Open.

#2269 In ucb-bar/chipyard;

· imemmaj opened on Jul 15, 2025

nvdla simulate nvdla.c on verilator failed

bug

Status: Open.

#2265 In ucb-bar/chipyard;

· huangchao777 opened on Jun 26, 2025

[Shuttle][FireSim][VCU118] Dual-core Shuttle FireSim br-base Workload Hangs on Boot

bug

Status: Open.

#2264 In ucb-bar/chipyard;

· atzadok opened on Jun 19, 2025

Documentation refers to deprecated TLManagerParameters

bug

Status: Open.

#2252 In ucb-bar/chipyard;

· gonsolo opened on May 9, 2025

Cospike reference model behavior differs with BOOM in MISA register

bug

Status: Open.

#2251 In ucb-bar/chipyard;

· ZhongYic00 opened on May 6, 2025

Tutorial AWS F1 hello world: Linux and bare-metal ELF execution

enhancement

Status: Open.

#2245 In ucb-bar/chipyard;

· taqtiqa-mark opened on Apr 26, 2025

Assertion failed: *** FAILED *** (exit code = 5)when run-binary-debug file.riscv

bug

Status: Open.

#2244 In ucb-bar/chipyard;

· cinder023 opened on Apr 22, 2025

Mismatch in CoSpike co-simulation about WLRL CSR registers

bug

Status: Open.

#2243 In ucb-bar/chipyard;

· ZhongYic00 opened on Apr 22, 2025