5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.
Verilog files located in sources_1/new
