Skip to content

Add __chkstk for arm64ec-pc-windows-msvc #812

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 3 commits into
base: master
Choose a base branch
from
Open

Add __chkstk for arm64ec-pc-windows-msvc #812

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
18c3592
update README.md to check the box
codeOverFlow Apr 7, 2025
9bf5fd9
Add __chkstk for arm64ec-pc-windows-msvc
codeOverFlow Apr 7, 2025
042fd78
try fixing cfg
codeOverFlow Apr 8, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -75,7 +75,7 @@ rely on CI.
- [x] arm/aeabi_memset.S
- [x] arm/aeabi_uidivmod.S
- [x] arm/aeabi_uldivmod.S
- [ ] arm/chkstk.S
- [x] arm/chkstk.S
- [ ] arm/divmodsi4.S (generic version is done)
- [ ] arm/divsi3.S (generic version is done)
- [ ] arm/modsi3.S (generic version is done)
Expand Down
21 changes: 21 additions & 0 deletions compiler-builtins/src/arm.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -162,4 +162,25 @@ intrinsics! {
pub unsafe extern "aapcs" fn __aeabi_memclr8(dest: *mut u8, n: usize) {
__aeabi_memset4(dest, n, 0);
}

// NOTE This function is implemented using assembly because they are using
// a custom calling convention
#[naked]
#[cfg(all(target_env = "msvc", not(feature = "no-asm")))]
pub unsafe extern "C" fn __chkstk() {
core::arch::naked_asm!(
".p2align 2",
"lsl r4, r4, #2",
"mov r12, sp",
"push {{ r5, r6 }}",
"mov r5, r4",
"1:",
"sub r12, r12, 4096",
"subs r5, r5, 4096",
"ldr r6, [r12]",
"bgt 1b",
"pop {{ r5, r6 }}",
"bx lr",
);
}
}
Loading