Skip to content

Add support for Zalasr Extension #607

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 4 commits into
base: dev
Choose a base branch
from
Open

Add support for Zalasr Extension #607

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
cb12960
Merge pull request #1 from riscv-non-isa/dev
mehnadnerd Jan 31, 2025
a9d078b
Adding support for the Zalasr extension
Jan 31, 2025
68fff16
Merge branch 'riscv-non-isa:dev' into dev
mehnadnerd May 7, 2025
4a2b386
Merge branch 'riscv-non-isa:dev' into dev
mehnadnerd May 16, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
174 changes: 174 additions & 0 deletions coverage/zalasr/rv32zalasr.cgf
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,174 @@
# cover group format file for Zalasr extension
lb.aq:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'lb.aq' : 0
rs1:
<<: *all_regs_mx0
rd:
<<: *all_regs
op_comb:
<<: *ifmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 1' : 0
'ea_align == 2' : 0
'ea_align == 3' : 0
lh.aq:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'lh.aq' : 0
rs1:
<<: *all_regs_mx0
rd:
<<: *all_regs
op_comb:
<<: *ifmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 2' : 0
lw.aq:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'lw.aq' : 0
rs1:
<<: *all_regs_mx0
rd:
<<: *all_regs
op_comb:
<<: *ifmt_op_comb
val_comb:
'ea_align == 0' : 0
sb.rl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'sb.rl' : 0
rs1:
<<: *all_regs_mx0
rs2:
<<: *all_regs
op_comb:
<<: *sfmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 1' : 0
'ea_align == 2' : 0
'ea_align == 3' : 0
sh.rl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'sh.rl' : 0
rs1:
<<: *all_regs_mx0
rs2:
<<: *all_regs
op_comb:
<<: *sfmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 2' : 0
sw.rl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'sw.rl' : 0
rs1:
<<: *all_regs_mx0
rs2:
<<: *all_regs
op_comb:
<<: *sfmt_op_comb
val_comb:
'ea_align == 0' : 0

lb.aqrl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'lb.aqrl' : 0
rs1:
<<: *all_regs_mx0
rd:
<<: *all_regs
op_comb:
<<: *ifmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 1' : 0
'ea_align == 2' : 0
'ea_align == 3' : 0
lh.aqrl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'lh.aqrl' : 0
rs1:
<<: *all_regs_mx0
rd:
<<: *all_regs
op_comb:
<<: *ifmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 2' : 0
lw.aqrl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'lw.aqrl' : 0
rs1:
<<: *all_regs_mx0
rd:
<<: *all_regs
op_comb:
<<: *ifmt_op_comb
val_comb:
'ea_align == 0' : 0
sb.aqrl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'sb.aqrl' : 0
rs1:
<<: *all_regs_mx0
rs2:
<<: *all_regs
op_comb:
<<: *sfmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 1' : 0
'ea_align == 2' : 0
'ea_align == 3' : 0
sh.aqrl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'sh.aqrl' : 0
rs1:
<<: *all_regs_mx0
rs2:
<<: *all_regs
op_comb:
<<: *sfmt_op_comb
val_comb:
'ea_align == 0' : 0
'ea_align == 2' : 0
sw.aqrl:
config:
- check ISA:=regex(.*Zalasr.*)
mnemonics:
'sw.rl' : 0
rs1:
<<: *all_regs_mx0
rs2:
<<: *all_regs
op_comb:
<<: *sfmt_op_comb
val_comb:
'ea_align == 0' : 0
Loading