Skip to content
View ridgeredd's full-sized avatar
2 followers · 6 following

Block or report ridgeredd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. 32bit_Verilog_CPU 32bit_Verilog_CPU Public

    32 bit multi-cycle CPU and UART module built in Verilog.

    Verilog

  2. Journey_Audio_Analyzer Journey_Audio_Analyzer Public

    Audio analyzer circuit design and fabrication that blinks two LED's corresponding to the amount of low and high frequency content in a song. High and low-pass filters were specifically designed bas…

  3. Whistleblower_App Whistleblower_App Public

    Python/Django web app that allows the reporting and reviewing of on-grounds events and incidents.

    Python

  4. AlecTraas/computational-geo-lab AlecTraas/computational-geo-lab Public

    A repository for the Computational Geometry group of the UVA Geometry Lab, Spring 2024.

    Jupyter Notebook

  5. rr-102/FiniteFields-CodingTheory rr-102/FiniteFields-CodingTheory Public

    Jupyter Notebook 1

  6. DutyCyclists DutyCyclists Public

    Undergraduate engineering capstone project. Developing an external radio add-on to automatically send GPS location at end of normal transmission and regular intervals. At a central location, GPS wi…

    C