Skip to content

Conversation

@oswald3141
Copy link
Contributor

May be convenient, for example, when interoperating with code written in Verilog or SystemVerilog, IP cores or other libraries.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant