ASIC-Design-SystemVerilog

This repository contains my ASIC design project and System Verilog code practices