ggml : implement REGLU/GEGLU/SWIGLU ops#14158

Merged

CISC merged 23 commits intomasterfrom

cisc/unary-reglu-geglu-swiglu

Jun 29, 2025

Commits on Jun 22, 2025

implement unary REGLU/GEGLU/SWIGLU cpu ops

CISC
authored and
qnixsynapse
committed
relax constraints

CISC
authored and
qnixsynapse
committed
duplicate shape of source

CISC
authored and
qnixsynapse
committed
fix ggml_vec_geglu_f16

CISC
authored and
qnixsynapse
committed
special case gated ops

CISC
authored and
qnixsynapse
committed
implement unary REGLU/GEGLU/SWIGLU cuda ops

CISC
authored and
qnixsynapse
committed
tighten constraints again

CISC
authored and
qnixsynapse
committed
refactor into GGML_GLU_OP

CISC
authored and
qnixsynapse
committed
metal : add glu kernels

ggerganov
authored and
qnixsynapse
committed
add CUDA_GLU_BLOCK_SIZE [no ci]

CISC
authored and
qnixsynapse
committed
more constraints and use 64bit ints

CISC
authored and
qnixsynapse
committed
64bit multiplication [no ci]

CISC
authored and
qnixsynapse
committed
implement swapped variants (cpu/cuda)

CISC
authored and
qnixsynapse
committed
update comment [no ci]

CISC
authored and
qnixsynapse
committed
Vulkan: Add GLU ops and shaders

0cc4m
authored and
qnixsynapse
committed
SYCL: Implement fused kernel GEGLU, SWIGLU and REGLU for single up+gate
qnixsynapse
committed
ggml : implement GLU for split up/gate (#14181)

committed
GGML: increase OP count in assertion
qnixsynapse
committed
Refactor: Optimize SYCL element-wise operations with unary function inlining
qnixsynapse
committed

Commits on Jun 28, 2025

Commits on Jun 29, 2025

metal : add support for split and swap
ggerganov
committed