Skip to content

Pull requests: YosysHQ/yosys

New pull request New
125 Open 2,886 Closed
125 Open 2,886 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Allows calling yosys_shutdown and then yosys_setup to restart.
#5173 opened Jun 7, 2025 by RonxBulld Loading…
splitnets: handle single-bit vectors consistently
#5167 opened Jun 5, 2025 by widlarizer Loading…
1
1
opt_dff: don't remove cells until all have been visited to prevent UAF
#5165 opened Jun 4, 2025 by georgerennie Loading…
1
2
Make attrmap able to alter memory attributes as well
#5162 opened Jun 4, 2025 by mmicko Loading…
1
verilog: improve string literal matching speed (fixes #5076) merge-after-release Merge: PR should not be included in the next release
#5160 opened Jun 1, 2025 by garytwong Loading…
1
1
verilog: implement SystemVerilog unique/unique0/priority if semantics. merge-soon Merge: PR will be merged at the end of the next work day unless concerns are raised
#5152 opened May 30, 2025 by garytwong Loading…
5
Docs: Add bugpoint guide
#5139 opened May 22, 2025 by KrystalDelusion Loading…
1
ast, read_verilog: ownership in AST, use C++ styles for parser and lexer
#5135 opened May 21, 2025 by widlarizer • Draft
6 tasks
Maintain port ordering for functional backend
#5133 opened May 21, 2025 by KrystalDelusion Loading…
[WIP] Add association-list-based helper functions into Rosette backend
#5128 opened May 17, 2025 by gussmith23 • Draft
2 tasks
7
smt backend option --dump-vlogtb produces Verilator error
#5122 opened May 14, 2025 by trayres • Draft
Add state_dependent_path_declaration so that ifnone can be parsed
#5121 opened May 14, 2025 by FlinkbaumFAU Loading…
3
Update verilog_frontend.cc
#5102 opened May 7, 2025 by KrystalDelusion Loading…
rename: add -move-to-cell option in -wire mode
#5100 opened May 7, 2025 by jix Loading…
3
autoname: Check for potential overflow
#5081 opened May 1, 2025 by KrystalDelusion Loading…
1
Updates to bugpoint
#5068 opened Apr 28, 2025 by KrystalDelusion Loading…
5 of 6 tasks
1
AstNode garbage collector for debugging
#5063 opened Apr 25, 2025 by widlarizer • Draft
check: promote some problems to errors by default, add -permissive
#5058 opened Apr 23, 2025 by widlarizer • Draft
3
more detailed Stat command
#5054 opened Apr 23, 2025 by suisseWalter • Draft
4
techlibs/lattice: add missing clock muxes to ECP5 block ram blackboxes
#5045 opened Apr 21, 2025 by danderson Loading…
1
2
Updating test_cell
#5024 opened Apr 15, 2025 by KrystalDelusion Loading…
7 tasks done
5
opt_clean: handle undriven and x-bit driven bits consistently
#5004 opened Apr 8, 2025 by widlarizer Loading…
3
dump: add --sorted flag
#5003 opened Apr 8, 2025 by widlarizer Loading…
1 task
1
techmap: map $alu to $fa instead of relying on extract_fa enhancement
#4997 opened Apr 7, 2025 by widlarizer Loading…
1 task
Trigger abc segfault for testing
#4963 opened Mar 26, 2025 by widlarizer • Draft
1
ProTip! Follow long discussions with comments:>50.