Skip to content

Update info.yaml #19

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
63 changes: 38 additions & 25 deletions info.yaml
Original file line number Diff line number Diff line change
@@ -1,46 +1,59 @@
# Tiny Tapeout project information
project:
title: "" # Project title
author: "" # Your name
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "" # One line description of what your project does
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)
title: "8-bit ALU" # Project title
author: "JorgeArias8644" # Your name
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "An 8-bit Arithmetic Logic Unit performing addition, subtraction, AND, and OR operations." # One line description of what your project does
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_example"
top_module: "tt_um_alu_8bit_JorgeArias8644"

# List your project's source files here.
# Source files must be in ./src and you must list each source file separately, one per line.
# Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
source_files:
- "project.v"
- "tt_um_alu_8bit_JorgeArias8644.v"
- "alu_1bit.v"
- "CLA.v"
- "mux2.v"
- "mux4.v"
- "xor_3a1n.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
# Inputs
ui[0]: ""
ui[1]: ""
ui[2]: ""
ui[3]: ""
ui[4]: ""
ui[5]: ""
ui[6]: ""
ui[7]: ""
ui[0]: "a[0]"
ui[1]: "a[1]"
ui[2]: "a[2]"
ui[3]: "a[3]"
ui[4]: "a[4]"
ui[5]: "a[5]"
ui[6]: "a[6]"
ui[7]: "a[7]"
ui[0]: "b[0]"
ui[1]: "b[1]"
ui[2]: "b[2]"
ui[3]: "b[3]"
ui[4]: "b[4]"
ui[5]: "b[5]"
ui[6]: "b[6]"
ui[7]: "b[7]"

# Outputs
uo[0]: ""
uo[1]: ""
uo[2]: ""
uo[3]: ""
uo[4]: ""
uo[5]: ""
uo[6]: ""
uo[7]: ""
uo[0]: "led[0]"
uo[1]: "led[1]"
uo[2]: "led[2]"
uo[3]: "led[3]"
uo[4]: "led[4]"
uo[5]: "led[5]"
uo[6]: "led[6]"
uo[7]: "led[7]"

# Bidirectional pins
uio[0]: ""
Expand Down