feat: update project tt_um_pwm_block from AGS-L/AGS-C1

Commit: 7294fa1768b750670da53f587d7daf6fd56be158
Workflow: https://github.com/AGS-L/AGS-C1/actions/runs/17382605284

Author: TinyTapeoutBot

projects/tt_um_pwm_block/commit_id.json

@@ -1,8 +1,8 @@
 {
   "app": "Tiny Tapeout ttihp25b 68e2a499",
   "repo": "https://github.com/AGS-L/AGS-C1",
-  "commit": "01c254b947e365b6392d00628b6463da11136985",
-  "workflow_url": "https://github.com/AGS-L/AGS-C1/actions/runs/17361554746",
+  "commit": "7294fa1768b750670da53f587d7daf6fd56be158",
+  "workflow_url": "https://github.com/AGS-L/AGS-C1/actions/runs/17382605284",
   "sort_id": 1756670821464,
   "openlane_version": "OpenLane2 3.0.0.dev23",
   "pdk_name": "IHP-Open-PDK",

projects/tt_um_pwm_block/docs/info.md

@@ -27,13 +27,19 @@ These command values are sent over SPI to control the PWM peripheral:
 | `8'd6`          | Disable PWM output       |
 | `8'd7`          | Enable PWM output        |
 
-For operations other than `ENABLE_PWM` and `DISABLE_PWM`, the SPI command must be followed by **four data bytes**. These bytes represent the value to be written into the selected register (e.g., Compare Value, Prescaler, or Duty Cycle). The data is transmitted **least significant byte (LSB) first**, so the first byte on the SPI bus corresponds to bits `[7:0]` of the value, the second byte to bits `[15:8]`, and so on, up to the most significant byte. 
+For operations other than `ENABLE_PWM` and `DISABLE_PWM`, the SPI command must be followed by **four data bytes**. These bytes represent the value to be written into the selected register (e.g., Compare Value, Prescaler, or Duty Cycle). The data is transmitted **least significant byte (LSB) first**, so the first byte on the SPI bus corresponds to bits `[7:0]` of the value, the second byte to bits `[15:8]`, and so on, up to the most significant byte.
 
+The SPI slave has a clock polarity of zero and clock phase of zero, CPOL=0 and CPHA=0.
+
+Override pins are present to test the functionality of the PWM module without having to use the SPI. When driven high, the pins set the counter value, prescaler, duty cycles, and enable signal of the PWM directly to a preset value. When all override pins are driven the output signal should be 10kHz 50% duty cycle on all 3 PWM output pins when ran at 25MHz.
+
+There are two input pins that set the output of a uio output pin to 0, 1, and Z. This is just to test functionality of tristating in tinytapeout.
 
 ---
 
 ## How to test
 
+Program counter value, and duty cycle registers over SPI by sending the proper command byte followed by 4 bytes to set the value of the register. Then send the enable pwm command byte to start the SPI. Outputs 3 to 7 indicate that the registers value is non zero. Bidirectional output 0 shows if the enable register is non zero. Or use the override pins present on the ui_in to test just the PWM.
 
 
 ## External hardware

projects/tt_um_pwm_block/info.yaml

@@ -19,37 +19,37 @@ project:
   source_files:
     - "tt_um_pwm_block.v"
     - "pwm.v"
-    - "MemoryManager.v"
+    - "RegisterFiles.v"
     - "SPI_Slave.v"
 
 # The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
 # This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
 pinout:
   # Inputs
-  ui[0]: ""
-  ui[1]: ""
-  ui[2]: ""
-  ui[3]: ""
-  ui[4]: ""
-  ui[5]: ""
-  ui[6]: ""
-  ui[7]: ""
+  ui[0]: "Sets Value of uio_out0"
+  ui[1]: "High Z on uio_out0 - 1 for Z"
+  ui[2]: "CV_override"
+  ui[3]: "PS_override"
+  ui[4]: "DC1_override"
+  ui[5]: "DC2_override"
+  ui[6]: "DC3_override"
+  ui[7]: "EN_override"
 
   # Outputs
   uo[0]: "pwm_0"
   uo[1]: "pwm_1"
   uo[2]: "pwm_2"
-  uo[3]: ""
-  uo[4]: ""
-  uo[5]: ""
-  uo[6]: ""
-  uo[7]: ""
+  uo[3]: "CV_nonZero"
+  uo[4]: "PS_nonZero"
+  uo[5]: "DC1_nonZero"
+  uo[6]: "DC2_nonZero"
+  uo[7]: "DC3_nonZero"
 
   # Bidirectional pins
-  uio[0]: ""
+  uio[0]: "EN_nonZero"
   uio[1]: ""
   uio[2]: ""
-  uio[3]: ""
+  uio[3]: "High Z test Pin"
   uio[4]: "spi_clk"
   uio[5]: "miso"
   uio[6]: "mosi"

projects/tt_um_pwm_block/stats/metrics.csv

@@ -1,182 +1,184 @@
 Metric,Value
 design__lint_error__count,0
 design__lint_timing_construct__count,0
-design__lint_warning__count,3
+design__lint_warning__count,1
 design__inferred_latch__count,0
-design__instance__count,3220
-design__instance__area,50095.6
+design__instance__count,3563
+design__instance__area,54604.4
 design__instance_unmapped__count,0
 synthesis__check_error__count,0
 design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
 design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
 design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
-power__internal__total,0.001724987872876227
-power__switching__total,0.000730915111489594
-power__leakage__total,0.0000011623465070442762
-power__total,0.002457065274938941
-clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.494758359396745
-clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,3.9947584149078974
-timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10522222280200537
-timing__setup__ws__corner:nom_fast_1p32V_m40C,15.16070512042645
+power__internal__total,0.0012069565709680319
+power__switching__total,0.0003108481760136783
+power__leakage__total,9.505986895419483E-7
+power__total,0.0015187554527074099
+clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.52978500863587
+clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.029785064147023
+timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10630868708463086
+timing__setup__ws__corner:nom_fast_1p32V_m40C,13.983795850408102
 timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
 timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
 timing__hold__wns__corner:nom_fast_1p32V_m40C,0
 timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
 timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
-timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.105222
+timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106309
 timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
 timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
-timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.352791
+timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.299959
 timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
 design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
 design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
 design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
-clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.110836565285168
-clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.610836620796321
-timing__hold__ws__corner:nom_slow_1p08V_125C,0.6141308746481564
-timing__setup__ws__corner:nom_slow_1p08V_125C,13.902736244641646
+clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.1991374899122356
+clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.6991375454233886
+timing__hold__ws__corner:nom_slow_1p08V_125C,0.5983737008586132
+timing__setup__ws__corner:nom_slow_1p08V_125C,11.50777017361335
 timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
 timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
 timing__hold__wns__corner:nom_slow_1p08V_125C,0
 timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
 timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
-timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614131
+timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.598374
 timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
 timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
-timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.902737
+timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.278835
 timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
 design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
 design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
 design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
-clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.3464647555805085
-clock__skew__worst_setup__corner:nom_typ_1p20V_25C,3.84646458904705
-timing__hold__ws__corner:nom_typ_1p20V_25C,0.28540670634677884
-timing__setup__ws__corner:nom_typ_1p20V_25C,14.837815840418314
+clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.403835976089792
+clock__skew__worst_setup__corner:nom_typ_1p20V_25C,3.903836031600945
+timing__hold__ws__corner:nom_typ_1p20V_25C,0.2930013536949722
+timing__setup__ws__corner:nom_typ_1p20V_25C,13.078202002642552
 timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
 timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
 timing__hold__wns__corner:nom_typ_1p20V_25C,0
 timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
 timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
-timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285407
+timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293001
 timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
 timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
-timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.079082
+timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.582928
 timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
 design__max_slew_violation__count,0
 design__max_fanout_violation__count,0
 design__max_cap_violation__count,0
-clock__skew__worst_hold,3.494758359396745
-clock__skew__worst_setup,3.610836620796321
-timing__hold__ws,0.10522222280200537
-timing__setup__ws,13.902736244641646
+clock__skew__worst_hold,3.52978500863587
+clock__skew__worst_setup,3.6991375454233886
+timing__hold__ws,0.10630868708463086
+timing__setup__ws,11.50777017361335
 timing__hold__tns,0.0
 timing__setup__tns,0.0
 timing__hold__wns,0
 timing__setup__wns,0.0
 timing__hold_vio__count,0
-timing__hold_r2r__ws,0.105222
+timing__hold_r2r__ws,0.106309
 timing__hold_r2r_vio__count,0
 timing__setup_vio__count,0
-timing__setup_r2r__ws,13.902737
+timing__setup_r2r__ws,16.278835
 timing__setup_r2r_vio__count,0
 design__die__bbox,0.0 0.0 202.08 313.74
 design__core__bbox,2.88 3.78 199.2 309.96
 design__io,45
 design__die__area,63400.6
 design__core__area,60109.3
-design__instance__count__stdcell,3220
-design__instance__area__stdcell,50095.6
+design__instance__count__stdcell,3563
+design__instance__area__stdcell,54604.4
 design__instance__count__macros,0
 design__instance__area__macros,0
 design__instance__count__padcells,0
 design__instance__area__padcells,0
 design__instance__count__cover,0
 design__instance__area__cover,0
-design__instance__utilization,0.833409
-design__instance__utilization__stdcell,0.833409
+design__instance__utilization,0.908419
+design__instance__utilization__stdcell,0.908419
 design__rows,81
 design__rows:CoreSite,81
 design__sites,33129
 design__sites:CoreSite,33129
-design__instance__count__class:inverter,175
-design__instance__area__class:inverter,977.962
-design__instance__count__class:sequential_cell,391
-design__instance__area__class:sequential_cell,18445.2
-design__instance__count__class:multi_input_combinational_cell,1860
-design__instance__area__class:multi_input_combinational_cell,19151
+design__instance__count__class:buffer,1
+design__instance__area__class:buffer,7.2576
+design__instance__count__class:inverter,97
+design__instance__area__class:inverter,533.434
+design__instance__count__class:sequential_cell,393
+design__instance__area__class:sequential_cell,18539.5
+design__instance__count__class:multi_input_combinational_cell,2222
+design__instance__area__class:multi_input_combinational_cell,23315
 flow__warnings__count,1
 flow__errors__count,0
 design__power_grid_violation__count__net:VPWR,0
 design__power_grid_violation__count__net:VGND,0
 design__power_grid_violation__count,0
-design__instance__count__class:timing_repair_buffer,712
-design__instance__area__class:timing_repair_buffer,10799.3
+design__instance__count__class:timing_repair_buffer,769
+design__instance__area__class:timing_repair_buffer,11537.8
 timing__drv__floating__nets,0
 timing__drv__floating__pins,0
 design__instance__displacement__total,0
 design__instance__displacement__mean,0
 design__instance__displacement__max,0
-route__wirelength__estimated,82436.8
+route__wirelength__estimated,106375
 design__violations,0
-design__instance__count__class:clock_buffer,65
-design__instance__area__class:clock_buffer,589.68
-design__instance__count__class:clock_inverter,13
-design__instance__area__class:clock_inverter,110.678
+design__instance__count__class:clock_buffer,59
+design__instance__area__class:clock_buffer,533.434
+design__instance__count__class:clock_inverter,16
+design__instance__area__class:clock_inverter,105.235
 design__instance__count__setup_buffer,0
-design__instance__count__hold_buffer,524
-antenna__violating__nets,1
-antenna__violating__pins,1
-route__antenna_violation__count,1
-antenna_diodes_count,4
-design__instance__count__class:antenna_cell,4
-design__instance__area__class:antenna_cell,21.7728
-route__net,3608
+design__instance__count__hold_buffer,547
+antenna__violating__nets,2
+antenna__violating__pins,2
+route__antenna_violation__count,2
+antenna_diodes_count,6
+design__instance__count__class:antenna_cell,6
+design__instance__area__class:antenna_cell,32.6592
+route__net,3952
 route__net__special,2
-route__drc_errors__iter:0,2198
-route__wirelength__iter:0,93453
-route__drc_errors__iter:1,1196
-route__wirelength__iter:1,92380
-route__drc_errors__iter:2,1102
-route__wirelength__iter:2,92195
-route__drc_errors__iter:3,140
-route__wirelength__iter:3,91661
-route__drc_errors__iter:4,52
-route__wirelength__iter:4,91687
+route__drc_errors__iter:0,2767
+route__wirelength__iter:0,119568
+route__drc_errors__iter:1,1520
+route__wirelength__iter:1,118385
+route__drc_errors__iter:2,1440
+route__wirelength__iter:2,118224
+route__drc_errors__iter:3,163
+route__wirelength__iter:3,117483
+route__drc_errors__iter:4,31
+route__wirelength__iter:4,117483
 route__drc_errors__iter:5,8
-route__wirelength__iter:5,91666
+route__wirelength__iter:5,117479
 route__drc_errors__iter:6,0
-route__wirelength__iter:6,91662
+route__wirelength__iter:6,117458
 route__drc_errors,0
-route__wirelength,91662
-route__vias,21849
-route__vias__singlecut,21849
+route__wirelength,117458
+route__vias,25387
+route__vias__singlecut,25387
 route__vias__multicut,0
-design__disconnected_pin__count,14
+design__disconnected_pin__count,6
 design__critical_disconnected_pin__count,0
-route__wirelength__max,584.11
-timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,420
+route__wirelength__max,541.755
+timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,302
 timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
-timing__unannotated_net__count__corner:nom_slow_1p08V_125C,420
+timing__unannotated_net__count__corner:nom_slow_1p08V_125C,302
 timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
-timing__unannotated_net__count__corner:nom_typ_1p20V_25C,420
+timing__unannotated_net__count__corner:nom_typ_1p20V_25C,302
 timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
-timing__unannotated_net__count,420
+timing__unannotated_net__count,302
 timing__unannotated_net_filtered__count,0
-design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
-design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
-design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000271591
-design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000312087
-design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000151556
-design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000312087
-design_powergrid__voltage__worst,0.0000312087
-design_powergrid__voltage__worst__net:VPWR,1.19997
-design_powergrid__drop__worst,0.0000312087
-design_powergrid__drop__worst__net:VPWR,0.0000271591
-design_powergrid__voltage__worst__net:VGND,0.0000312087
-design_powergrid__drop__worst__net:VGND,0.0000312087
+design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
+design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
+design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000176941
+design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000191924
+design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000938096
+design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000191924
+design_powergrid__voltage__worst,0.0000191924
+design_powergrid__voltage__worst__net:VPWR,1.19998
+design_powergrid__drop__worst,0.0000191924
+design_powergrid__drop__worst__net:VPWR,0.0000176941
+design_powergrid__voltage__worst__net:VGND,0.0000191924
+design_powergrid__drop__worst__net:VGND,0.0000191924
 ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
-ir__drop__avg,0.0000154000000000000016324615270679743161963415332138538360595703125
-ir__drop__worst,0.00002720000000000000046321453617270691438534413464367389678955078125
+ir__drop__avg,0.00000948000000000000071450657890270719008185551501810550689697265625
+ir__drop__worst,0.00001769999999999999994019540816569957542014890350401401519775390625
 magic__drc_error__count,0
 magic__illegal_overlap__count,0
 design__lvs_device_difference__count,0