You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: projects/tt_um_dpi_adexp/docs/info.md
+4-12Lines changed: 4 additions & 12 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -1,11 +1,3 @@
1
-
<!---
2
-
This file is used to generate your project datasheet. Please fill in the information below and delete any unused
3
-
sections.
4
-
5
-
You can also include images in this folder and reference them in the markdown. Each image must be less than
6
-
512 kb in size, and the combined size of all images must be less than 1 MB.
7
-
-->
8
-
9
1
## 🧠 AdEx Spiking Neuron Core
10
2
11
3
This project is a digital hardware implementation of the Adaptive Exponential (AdEx) Integrate-and-Fire neuron model. It's designed to run on an ASIC, simulating the behavior of a biological neuron, including its membrane potential and adaptation mechanisms. The core is highly configurable, allowing it to model various neural firing patterns like regular spiking, bursting, and fast spiking.
@@ -16,7 +8,7 @@ The system operates based on two primary components: the **Neuron Core** and the
16
8
17
9
### 1. The Neuron Core
18
10
19
-
The core solves two coupled differential equations in real-time using Q4.12 fixed-point arithmetic. These equations govern the neuron's two main state variables:
11
+
The core solves two coupled differential equations in real-time using Q4.8 fixed-point arithmetic. These equations govern the neuron's two main state variables:
20
12
21
13
***V:** The membrane potential, which simulates the voltage across the neuron's cell membrane.
22
14
***w:** The adaptation current, which models cellular fatigue and is responsible for spike-frequency adaptation.
@@ -59,8 +51,8 @@ Each 8-bit parameter is sent as two 4-bit nibbles (high nibble first). After all
59
51
### Inputs and Outputs
60
52
61
53
***Inputs**:
62
-
*`ui_in[6]` (`clk`): Main clock signal.
63
-
*`ui_in[5]` (`reset`): Active-high reset.
54
+
*`clk`: Main clock signal.
55
+
*`rst_n`: Active-low reset.
64
56
*`ui_in[4]` (`load_mode`): Set to `1` to enable the parameter loader.
65
57
*`ui_in[3]` (`load_enable`): Pulse high to load a 4-bit nibble from `uio_in`.
66
58
*`ui_in[2]` (`enable_core`): Set to `1` to run the neuron simulation.
@@ -143,4 +135,4 @@ The test procedure is as follows:
143
135
144
136
## External hardware
145
137
146
-
N/A. This project is a self-contained digital core and requires no external components.
138
+
N/A. This project is a self-contained digital core and requires no external components.
0 commit comments