Skip to content

Differentiate clock from other routing (better filtering in graphics) #1616

Open
@vaughnbetz

Description

@vaughnbetz

Tuo Xie requested the ability to visualize clocking (pins & wires I believe). We should make it easier to visualize subsets of the device routing resource and types of routing nets.

Proposed Behaviour

Add filtering to the rr_nodes displayed (ToggleRR), and to the nets displayed (ToggleNets). I think we should have an option to filter what is shown by node type, node name (segment or pin type name with wildcarding), the metadata symbiflow can add, and possibly other features. A key use case would be to see if clock networks could be shown separately from other routing, for architectures that used a suitable arch.xml and naming of wires and pins in that file.

Similarly we should allow some additional filtering of nets in ToggleNets: show nets with certain names or that drive pins of the clock type.

Current Behaviour

We have pretty limited abilities to filter the drawing of rr-nodes or nets. Documentation on that is at https://docs.verilogtorouting.org/en/latest/vpr/graphics/ . This issue is to give us more general filtering capabilties.

Metadata

Metadata

Assignees

Labels

Good First IssueGood issues for new or first-time contributorsVPRVPR FPGA Placement & Routing Tool

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions