ULX5M with GateMate with SDRAM
While testing LVDS I wanted to check if we can have VGA over GPIO and it looks OK
For now only possible over VGA
-
Power regulators
-
GateMate
- compatibility to A1
- ext. clock: 100 MHz lvds (can be used for both serdes and pll)
- ext. clock: 25MHz
- programmer interface
- usb-c connector
- select between flash and jtag config (DIP switch)
-
Gigabit Ethernet
- KSZ9031RNXCA
-
SDRAM 1V8/2.5V/3.3V selectable in production
-
Interfaces
- 8 LEDs ( 8 )
- 3 BTNs ( 3 )
- SD Card (4 data lines)
- RPi 26 GPIO + 2 I2C GPIOs ( 12 diff pairs + 2 routed no diff )
- DDMI0 ( 3 diff data lines + diff clock )
- LVDS0 ( 4 diff data lines + diff clock )
- LVDS1 ( 3 diff data lines + diff clock )
- USB-C ( 1 diff data line + USBID )
- PCIe ( 2 diff data lines + diff clock )
- SDRAM
- Gigabit Ethernet
- FLASH
-
Tested and confirmed working ov V002 ( with patches )
-
LEDs
-
BTNs - work on v002 but better use v003
-
Video output ( DVI )
-
GPIO output
-
USB-C TinyDFU USB Bootloader
-
Serial Over GPIO
-
VGA Over GPIO
-
JTAG
-
LVDS - rapicam*
-
DIP SW - they work as FLASH BOOT SELECT
-
FLASH - I can put bitstream in flash and boot from flash
-
SDRAM - tested with LiteX works from v002
-
SD - tested with LiteX works from v002
-
Ethernet - not tested - needs V003
-
PCIe - not tested
*DVI - only with nextpnr and with many tries with SEED= - so HW is OK but we have timming issues
*LVDS I can get cam stream not to trow any error but without and output if I add output cam trows errors - there are some timming issues in the core...
https://github.com/OLIMEX/GateMateA1-EVB
https://github.com/intergalaktik/Extension_Boards_for_Olimex_GateMate
https://github.com/YosysHQ/prjpeppercorn-test-cases
https://github.com/YosysHQ/prjpeppercorn
https://github.com/chili-chips-ba/openCologne
https://www.chili-chips.xyz/open-cologne
This project was done in collaboration with Chili Chips*Ba team. They have put enormes effort in making all cores to work on GateMate even before we have our own board! Thanks to them now we have big set of cores that can be used to check and improve opensource toolchain! They are proven to be reliable partners that solves problem quickly and on side works on educating younger generations!
Also big thanks goes to YosysHQ as they are doing miracles with open source tooling, and we now finaly have one that works for GateMate!
From YosysHQ special thanks to Micko and Lofty that are helping in real time on Discord!
Special thanks to Patrick from Cologne, as without him and rest of Cologne team we would not be able to get this project done.
https://nlnet.nl/project/openCologne/
This project was funded through the NGI0 Entrust Fund, a fund established by NLnet with financial support from the European Commission's Next Generation Internet programme, under the aegis of DG Communications Networks, Content and Technology under grant agreement No 101069594.
Comming soon!!!
Discord: https://discord.gg/qwMUk6W













