support: Deployment doesnt take the latest status i.e. pages cannot be updated

[wehrend]

Checklist

• I am using the latest version of this action.
• I have read the latest README and followed the instructions.
• I have read the latest GitHub Actions official documentation and learned the basic spec and concepts.

Describe your question

When running the deployment file (important) updates do not end up on the server like they should...

Relevant links

Public repository: https://github.com/wehrend/content
YAML config (here toml): https://github.com/wehrend/content/blob/main/config.toml
YAML workflow: https://github.com/wehrend/content/blob/main/.github/workflows/deploy.yml

Relevant log output

Build and Deploy Hugo Site
peaceiris method #146

Run hugo --gc --minify --cleanDestinationDir --config content/config.toml
Start building sites …
hugo v0.146.6-1e0b058efe8d6e236bc7c8d6981d9bfb1443178e+extended linux/amd64 BuildDate=2025-04-20T10:58:40Z VendorInfo=gohugoio

WARN pages/electronics-102.adoc: asciidoctor: ERROR: : line 82: dropping cells from incomplete row detected end of table
WARN pages/prequel-short-introduction-to-electronics.adoc: asciidoctor: ERROR: : line 95: dropping cells from incomplete row detected end of table
WARN docs/digital_logic/01_boolean_algebra.adoc: asciidoctor: ERROR: : line 127: dropping cells from incomplete row detected end of table
WARN pages/electronics-102.adoc: asciidoctor: ERROR: : line 81: dropping cells from incomplete row detected end of table
WARN docs/digital_logic_2/11_clocks_and_registers.adoc: asciidoctor: ERROR: : line 101: dropping cells from incomplete row detected end of table
WARN pages/prequel-short-introduction-to-electronics.adoc: asciidoctor: ERROR: : line 90: dropping cells from incomplete row detected end of table
WARN docs/digital_logic/01_boolean_algebra.adoc: asciidoctor: ERROR: : line 128: dropping cells from incomplete row detected end of table

               | EN  | DE   

-------------------+-----+------
Pages | 149 | 134
Paginator pages | 5 | 4
Non-page files | 267 | 267
Static files | 78 | 78
Processed images | 0 | 0
Aliases | 5 | 4
Cleaned | 0 | 0

--- Built site files ---
public/404.html
public/About _ Interdependent_files/book.min.47b5efafb96f29564c0044b3025d4bd46adf833784ff6ab582f5fdc011eea7c3.css
public/About _ Interdependent_files/en.search.min.ae4e192eb5f5487f31a8859819c4521836028ee6d92f1bb5c48e40e92a1cd663.js
public/About _ Interdependent_files/flexsearch.min.js
public/About _ Interdependent_files/menu.svg
public/About _ Interdependent_files/toc.svg
public/Makefile
public/about/index.html
public/agenda.png
public/book.min.a638a97f489029f3eda833b0905717d5a2da0b571423db855dd7ce4336238e77.css
public/categories/index.html
public/categories/index.xml
public/categories/page/1/index.html
public/de.search-data.min.ff42db829200d06038518fa3376c9c4a8cd2518d5170c2afcf0d7c73a2f1c81c.json
public/de.search.min.1102423b91e8ba1f9b3a9bce28d2a87c6f7c677f7391470e621990caa7d5f850.js
public/de/404.html
public/de/About _ Interdependent_files/book.min.47b5efafb96f29564c0044b3025d4bd46adf833784ff6ab582f5fdc011eea7c3.css
public/de/About _ Interdependent_files/flexsearch.min.js
public/de/About _ Interdependent_files/menu.svg
public/de/About _ Interdependent_files/toc.svg
public/de/Makefile
public/de/about/index.html
public/de/agenda.png
public/de/categories/index.html
public/de/categories/index.xml
public/de/categories/page/1/index.html
public/de/docs/digital_logic/00_combinatorial_logic/index.html
public/de/docs/digital_logic/01_boolean_algebra/index.html
public/de/docs/digital_logic/02_xor/index.html
public/de/docs/digital_logic/03_binary_system/index.html
public/de/docs/digital_logic/04_signs/index.html
public/de/docs/digital_logic/05_alu/index.html
public/de/docs/digital_logic/06_memory/index.html
public/de/docs/digital_logic/07_risc_v/index.html
public/de/docs/digital_logic/agenda.ods
public/de/docs/digital_logic/agenda2.ods
public/de/docs/digital_logic/agenda2/index.html
public/de/docs/digital_logic/agenda3/index.html
public/de/docs/digital_logic/images/how_does_cpu/1bit_alu_cell.svg
public/de/docs/digital_logic/images/how_does_cpu/1bit_alu_cell_with_overflow.svg
public/de/docs/digital_logic/images/how_does_cpu/1bit_alu_cell_with_xor.svg
public/de/docs/digital_logic/images/how_does_cpu/addition.svg
public/de/docs/digital_logic/images/how_does_cpu/addition_extended.svg
public/de/docs/digital_logic/images/how_does_cpu/alu_array.svg
public/de/docs/digital_logic/images/how_does_cpu/alu_array_with_less.svg
public/de/docs/digital_logic/images/how_does_cpu/alu_array_with_zero.svg
public/de/docs/digital_logic/images/how_does_cpu/alu_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/alu_symbol_concrete.svg
public/de/docs/digital_logic/images/how_does_cpu/and_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/arithmetic_shift.svg
public/de/docs/digital_logic/images/how_does_cpu/barrel_shifter_ptl.svg
public/de/docs/digital_logic/images/how_does_cpu/binary_system.svg
public/de/docs/digital_logic/images/how_does_cpu/bjt_structure.svg
public/de/docs/digital_logic/images/how_does_cpu/carry_lookahead_circuit.svg
public/de/docs/digital_logic/images/how_does_cpu/cla_fulladder_array.svg
public/de/docs/digital_logic/images/how_does_cpu/common_symbols.svg
public/de/docs/digital_logic/images/how_does_cpu/cpu_data_path.svg
public/de/docs/digital_logic/images/how_does_cpu/cpu_instruction_part.svg
public/de/docs/digital_logic/images/how_does_cpu/cpu_instruction_path.svg
public/de/docs/digital_logic/images/how_does_cpu/cpu_structure.svg
public/de/docs/digital_logic/images/how_does_cpu/cpu_structure_simple_scheme.svg
public/de/docs/digital_logic/images/how_does_cpu/cpu_structure_with_control.svg
public/de/docs/digital_logic/images/how_does_cpu/de_morgan_nand_equivalence.svg
public/de/docs/digital_logic/images/how_does_cpu/de_morgan_nor_equivalence.svg
public/de/docs/digital_logic/images/how_does_cpu/demultiplexer_principle.svg
public/de/docs/digital_logic/images/how_does_cpu/digital_logic.svg
public/de/docs/digital_logic/images/how_does_cpu/digitcircle.svg
public/de/docs/digital_logic/images/how_does_cpu/diode_structure.svg
public/de/docs/digital_logic/images/how_does_cpu/dram.svg
public/de/docs/digital_logic/images/how_does_cpu/example.jpg
public/de/docs/digital_logic/images/how_does_cpu/four-bit-comparator.svg
public/de/docs/digital_logic/images/how_does_cpu/fulladder_array.svg
public/de/docs/digital_logic/images/how_does_cpu/fulladder_cell.svg
public/de/docs/digital_logic/images/how_does_cpu/fulladder_structure.svg
public/de/docs/digital_logic/images/how_does_cpu/fulladder_structure_with_xor.svg
public/de/docs/digital_logic/images/how_does_cpu/fulladder_subtractor.svg
public/de/docs/digital_logic/images/how_does_cpu/halfadder2fulladder.svg
public/de/docs/digital_logic/images/how_does_cpu/halfadder_structure.svg
public/de/docs/digital_logic/images/how_does_cpu/havard_vs_neumann.svg
public/de/docs/digital_logic/images/how_does_cpu/instruction_types.ods
public/de/docs/digital_logic/images/how_does_cpu/instruction_types.png
public/de/docs/digital_logic/images/how_does_cpu/inverter_cmos.svg
public/de/docs/digital_logic/images/how_does_cpu/inverter_nmos.svg
public/de/docs/digital_logic/images/how_does_cpu/inverter_stick_diagram.svg
public/de/docs/digital_logic/images/how_does_cpu/inverter_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/lfsr.svg
public/de/docs/digital_logic/images/how_does_cpu/lights.png
public/de/docs/digital_logic/images/how_does_cpu/logical_shift.svg
public/de/docs/digital_logic/images/how_does_cpu/m1_cycle.svg
public/de/docs/digital_logic/images/how_does_cpu/m2m3_cycle.svg
public/de/docs/digital_logic/images/how_does_cpu/memhierarchy.svg
public/de/docs/digital_logic/images/how_does_cpu/memory_model.svg
public/de/docs/digital_logic/images/how_does_cpu/mosfet_model.svg
public/de/docs/digital_logic/images/how_does_cpu/mosfet_model_old.svg
public/de/docs/digital_logic/images/how_does_cpu/mosfet_symbols.svg
public/de/docs/digital_logic/images/how_does_cpu/multiplexer.svg
public/de/docs/digital_logic/images/how_does_cpu/multiplexer_principle.svg
public/de/docs/digital_logic/images/how_does_cpu/multiplexer_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/multiplication_hw.svg
public/de/docs/digital_logic/images/how_does_cpu/mux_ptl.svg
public/de/docs/digital_logic/images/how_does_cpu/nand_cmos.svg
public/de/docs/digital_logic/images/how_does_cpu/nand_nmos.svg
public/de/docs/digital_logic/images/how_does_cpu/nand_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/nor_cmos.svg
public/de/docs/digital_logic/images/how_does_cpu/nor_nmos.svg
public/de/docs/digital_logic/images/how_does_cpu/nor_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/one_and_two_complement.svg
public/de/docs/digital_logic/images/how_does_cpu/or_array.svg
public/de/docs/digital_logic/images/how_does_cpu/or_symbol.svg
public/de/docs/digital_logic/images/how_does_cpu/overflow_detection_gates.png
public/de/docs/digital_logic/images/how_does_cpu/ram_schematic.svg
public/de/docs/digital_logic/images/how_does_cpu/register_file.svg
public/de/docs/digital_logic/images/how_does_cpu/register_file_read_ports.svg
public/de/docs/digital_logic/images/how_does_cpu/register_file_write_port.svg
public/de/docs/digital_logic/images/how_does_cpu/shifter_ptl.svg
public/de/docs/digital_logic/images/how_does_cpu/shifter_register_level.svg
public/de/docs/digital_logic/images/how_does_cpu/single-bit-comparator.svg
public/de/docs/digital_logic/images/how_does_cpu/sram_cmos.svg
public/de/docs/digital_logic/images/how_does_cpu/sram_nmos.svg
public/de/docs/digital_logic/images/how_does_cpu/symbols.svg
public/de/docs/digital_logic/images/how_does_cpu/transition_scheme.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/741818_circuit.png
public/de/docs/digital_logic/images/how_does_cpu/unused/74181_circuitry.png
public/de/docs/digital_logic/images/how_does_cpu/unused/74181_logic_table.png
public/de/docs/digital_logic/images/how_does_cpu/unused/alu_schematic.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/alu_schematic_extended.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/and_array.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/triode.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/z80_pinout.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/z80_registers.svg
public/de/docs/digital_logic/images/how_does_cpu/unused/z80_structure.svg
public/de/docs/digital_logic/images/how_does_cpu/wire_and.svg
public/de/docs/digital_logic/images/how_does_cpu/wire_or.svg
public/de/docs/digital_logic/images/how_does_cpu/xor_cmos.svg
public/de/docs/digital_logic/images/how_does_cpu/xor_symbol.svg
public/de/docs/digital_logic/index.html
public/de/docs/digital_logic/index.xml
public/de/docs/digital_logic_2/10_sequential_logic/index.html
public/de/docs/digital_logic_2/11_clocks_and_registers/index.html
public/de/docs/digital_logic_2/images/how_does_cpu/crystal_symbol.svg
public/de/docs/digital_logic_2/images/how_does_cpu/dflipflop_circuit.svg
public/de/docs/digital_logic_2/images/how_does_cpu/dflipflop_counter.svg
public/de/docs/digital_logic_2/images/how_does_cpu/dflipflop_symbol.svg
public/de/docs/digital_logic_2/images/how_does_cpu/flipflop_circuit.svg
public/de/docs/digital_logic_2/images/how_does_cpu/flipflop_symbol.svg
public/de/docs/digital_logic_2/images/how_does_cpu/index.html
public/de/docs/digital_logic_2/images/how_does_cpu/inverter_chain.svg
public/de/docs/digital_logic_2/images/how_does_cpu/inverter_chain_symbol.svg
public/de/docs/digital_logic_2/images/how_does_cpu/mealy_logic.svg
public/de/docs/digital_logic_2/images/how_does_cpu/moore_logic.svg
public/de/docs/digital_logic_2/images/how_does_cpu/moore_mealy_logic.svg
public/de/docs/digital_logic_2/images/how_does_cpu/pierce_gate_circuit.svg
public/de/docs/digital_logic_2/images/how_does_cpu/register.svg
public/de/docs/digital_logic_2/images/how_does_cpu/rtl_scheme.svg
public/de/docs/digital_logic_2/images/how_does_cpu/sequential_logic.svg
public/de/docs/digital_logic_2/images/how_does_cpu/sequential_logic2.svg
public/de/docs/digital_logic_2/index.html
public/de/docs/digital_logic_2/index.xml
public/de/docs/digital_logic_x/images/arithmetic_shift.svg
public/de/docs/digital_logic_x/images/booth_algorithm.svg
public/de/docs/digital_logic_x/images/booth_flowchart.svg
public/de/docs/digital_logic_x/images/booth_hardware.svg
public/de/docs/digital_logic_x/images/cordic_circle.svg
public/de/docs/digital_logic_x/images/dds_principle.svg
public/de/docs/digital_logic_x/images/unit_circle.svg
public/de/docs/digital_logic_x/index.html
public/de/docs/digital_logic_x/index.xml
public/de/docs/digital_logic_x/x0_multiplication/index.html
public/de/docs/digital_logic_x/x2_cordic/index.html
public/de/docs/index.html
public/de/docs/index.xml
public/de/drafts/alu2/index.html
public/de/drafts/index.html
public/de/drafts/index.xml
public/de/drafts/memory.adoc.draft
public/de/drafts/prequel-short-introduction-to-electronics.adoc.draft
public/de/index.html
public/de/index.xml
public/de/pages/images/electronic_basics/Phasenverschiebung_induktiv.svg
public/de/pages/images/electronic_basics/atomic_model_Al.svg
public/de/pages/images/electronic_basics/atomic_model_C.svg
public/de/pages/images/electronic_basics/atomic_model_Cu.svg
public/de/pages/images/electronic_basics/atomic_model_Si.svg
public/de/pages/images/electronic_basics/capacitor.jpg
public/de/pages/images/electronic_basics/capacitor.svg
public/de/pages/images/electronic_basics/coil.jpg
public/de/pages/images/electronic_basics/coil.svg
public/de/pages/images/electronic_basics/covalent_bonding_c.svg
public/de/pages/images/electronic_basics/covalent_bonding_si.svg
public/de/pages/images/electronic_basics/discrete_capacitors.jpg
public/de/pages/images/electronic_basics/discrete_resistors.jpg
public/de/pages/images/electronic_basics/discrete_resistors_edit.jpg
public/de/pages/images/electronic_basics/electrostatic_field.svg
public/de/pages/images/electronic_basics/highpass.svg
public/de/pages/images/electronic_basics/highpass_bode_diagram.svg
public/de/pages/images/electronic_basics/ideal_voltage_source.svg
public/de/pages/images/electronic_basics/lowpass.svg
public/de/pages/images/electronic_basics/lowpass_bode_diagram.svg
public/de/pages/images/electronic_basics/phasenverschiebung_kapazitiv.svg
public/de/pages/images/electronic_basics/potential.svg
public/de/pages/images/electronic_basics/potential_l.svg
public/de/pages/images/electronic_basics/potential_ll.svg
public/de/pages/images/electronic_basics/real_voltage_source.svg
public/de/pages/images/electronic_basics/resistance_measurement_l.svg
public/de/pages/images/electronic_basics/resistance_measurement_ll.svg
public/de/pages/images/electronic_basics/resistor_circuit.svg
public/de/pages/images/electronic_basics/resistor_rules.svg
public/de/pages/images/electronic_basics/simple_circuit.svg
public/de/pages/images/electronic_basics/smd_example.jpg
public/de/pages/images/electronic_basics/voltage_source.svg
public/de/pages/index.html
public/de/pages/index.xml
public/de/pages/lowpass_phase.py
public/de/pages/overview/index.html
public/de/pages/overview2/index.html
public/de/pages/prequel-short-introduction-to-electronics/index.html
public/de/pages/short-introduction-to-electronics-102/index.html
public/de/posts/index.html
public/de/posts/index.xml
public/de/posts/page/1/index.html
public/de/posts/synth/05_pocket_operator_modular_400/index.html
public/de/posts/synth/06_pocket_operator_modular_400/index.html
public/de/posts/synth/09_eurorack_modular/index.html
public/de/posts/synth/11_more_patch_ideas/index.html
public/de/posts/synth/13_another_simple_patch/index.html
public/de/posts/synth/14_another_small_patch/index.html
public/de/posts/synth/15_jam_session/index.html
public/de/posts/synth/16_noise_floor/index.html
public/de/posts/synth/25_build_your_own_modules/index.html
public/de/posts/synth/reverse_polarity_protection.png
public/de/posts/web/00_setting_up_nikola/index.html
public/de/posts/web/01_writing-about-math-with-asciidoc/index.html
public/de/posts/web/02_moving-to-hugo/index.html
public/de/posts/web/03_separate_form_and_content/index.html
public/de/posts/web/04_odoo_hacks/index.html
public/de/posts/web/07_serial_interfaces/index.html
public/de/posts/web/08_religion_spirituality/index.html
public/de/posts/web/10_wishlist/index.html
public/de/posts/web/12_caches_and_caching/index.html
public/de/posts/web/17_analog_computers_101/index.html
public/de/posts/web/18_op-amps_introduction/index.html
public/de/posts/web/19_rare_earth_elements/index.html
public/de/posts/web/20_reducing_rare_earth_elements/index.html
public/de/posts/web/21_fpga_beginners_0/index.html
public/de/posts/web/22_fpga_beginners_1/index.html
public/de/posts/web/23_fpga_beginners_start_with_verilog/index.html
public/de/posts/web/24_fpga_beginners_de10_board/index.html
public/de/posts/web/26_get_the_nandlab_go_board_ready_on_debian/index.html
public/de/posts/web/27_compiling_kicad_on_debian_bullseye/index.html
public/de/posts/web/30_hugo_move_to_gh_pages/index.html
public/de/posts/web/31_hugo_move_to_gh_pages/index.html
public/de/posts/web/analog_multiplier.png
public/de/posts/web/andGate.bdf
public/de/posts/web/angstrom.png
public/de/posts/web/counter.tar.gz
public/de/posts/web/de0nano.jpg
public/de/posts/web/de0nano_clock.png
public/de/posts/web/de0nano_input.png
public/de/posts/web/de0nano_output.png
public/de/posts/web/de10nano.jpg
public/de/posts/web/hugo_server.png
public/de/posts/web/index.html
public/de/posts/web/index.xml
public/de/posts/web/inverting_rectifier.png
public/de/posts/web/inverting_rectifier_signal.png
public/de/posts/web/ltb162/25_ltb162/index.html
public/de/posts/web/ltb162/content.jpg
public/de/posts/web/ltb162/richest_men.jpg
public/de/posts/web/ltb162/richest_men1.jpg
public/de/posts/web/ltb162/title.jpg
public/de/posts/web/ltb162/totem_pole.jpg
public/de/posts/web/ltb162/totem_pole1.jpg
public/de/posts/web/modelsim.png
public/de/posts/web/my_first_fpga_bdf.png
public/de/posts/web/my_first_fpga_view.png
public/de/posts/web/new_site.png
public/de/posts/web/nikola_default.png
public/de/posts/web/nikola_hyde.png
public/de/posts/web/odoo_hacks.png
public/de/posts/web/op-amp-copy.svg
public/de/posts/web/op-amp-non-inverting.svg
public/de/posts/web/op-amp.svg
public/de/posts/web/page/1/index.html
public/de/posts/web/page/2/index.html
public/de/posts/web/page/3/index.html
public/de/posts/web/putty.png
public/de/posts/web/quartus_analysis_and_elaboration.png
public/de/posts/web/quartus_and_gate_0.png
public/de/posts/web/quartus_bdf_canvas.png
public/de/posts/web/quartus_choose_device.png
public/de/posts/web/quartus_circuit_extended.png
public/de/posts/web/quartus_compile_report.png
public/de/posts/web/quartus_counter_bdf.png
public/de/posts/web/quartus_counter_bdf_wo_pins.png
public/de/posts/web/quartus_counter_schematic_0.png
public/de/posts/web/quartus_counter_schematic_1.png
public/de/posts/web/quartus_counter_schematic_2.png
public/de/posts/web/quartus_counter_schematic_3.png
public/de/posts/web/quartus_counter_schematic_4.png
public/de/posts/web/quartus_counter_schematic_5.png
public/de/posts/web/quartus_counter_schematic_6.png
public/de/posts/web/quartus_counter_schematic_7.png
public/de/posts/web/quartus_create_symbol_files.png
public/de/posts/web/quartus_empty_project.png
public/de/posts/web/quartus_ide.png
public/de/posts/web/quartus_installer_selection.png
public/de/posts/web/quartus_library_window.png
public/de/posts/web/quartus_link_output.png
public/de/posts/web/quartus_logic_circuit.png
public/de/posts/web/quartus_logic_circuit_ii.png
public/de/posts/web/quartus_menu_new_project.png
public/de/posts/web/quartus_new_file.png
public/de/posts/web/quartus_pin_assignment.png
public/de/posts/web/quartus_pin_planner.png
public/de/posts/web/quartus_pin_planner_after_run.png
public/de/posts/web/quartus_pin_planner_counter.png
public/de/posts/web/quartus_pin_planner_ii.png
public/de/posts/web/quartus_pin_planner_pins_assigned.png
public/de/posts/web/quartus_pin_tool.png
public/de/posts/web/quartus_pins_assigned.png
public/de/posts/web/quartus_programmer.png
public/de/posts/web/quartus_programmer_counter.png
public/de/posts/web/quartus_programmer_ep4ce22.png
public/de/posts/web/quartus_programmer_hardware_setup.png
public/de/posts/web/quartus_programmer_sof.png
public/de/posts/web/quartus_project_introduction.png
public/de/posts/web/quartus_project_naming.png
public/de/posts/web/quartus_project_summary.png
public/de/posts/web/quartus_symbol_library.png
public/de/posts/web/quartus_symbol_library_ii.png
public/de/posts/web/quartus_symbol_tool.png
public/de/posts/web/quartus_synthesis.png
public/de/posts/web/quartus_verilog_file.png
public/de/posts/web/sum_up.png
public/de/posts/web/voltage-follower.svg
public/de/sitemap.xml
public/de/tags/analog/index.html
public/de/tags/analog/index.xml
public/de/tags/audio/index.html
public/de/tags/audio/index.xml
public/de/tags/beginners/index.html
public/de/tags/beginners/index.xml
public/de/tags/blog/index.html
public/de/tags/blog/index.xml
public/de/tags/chemistry/index.html
public/de/tags/chemistry/index.xml
public/de/tags/computing/index.html
public/de/tags/computing/index.xml
public/de/tags/consciousness/index.html
public/de/tags/consciousness/index.xml
public/de/tags/debian/index.html
public/de/tags/debian/index.xml
public/de/tags/diy/index.html
public/de/tags/diy/index.xml
public/de/tags/draft/index.html
public/de/tags/draft/index.xml
public/de/tags/duckburg/index.html
public/de/tags/duckburg/index.xml
public/de/tags/electronic/index.html
public/de/tags/electronic/index.xml
public/de/tags/electronics/index.html
public/de/tags/electronics/index.xml
public/de/tags/fpga/index.html
public/de/tags/fpga/index.xml
public/de/tags/gh-actions/index.html
public/de/tags/gh-actions/index.xml
public/de/tags/gh-pages/index.html
public/de/tags/gh-pages/index.xml
public/de/tags/hugo/index.html
public/de/tags/hugo/index.xml
public/de/tags/icecube2/index.html
public/de/tags/icecube2/index.xml
public/de/tags/index.html
public/de/tags/index.xml
public/de/tags/knowhow/index.html
public/de/tags/knowhow/index.xml
public/de/tags/lattice/index.html
public/de/tags/lattice/index.xml
public/de/tags/ltb/index.html
public/de/tags/ltb/index.xml
public/de/tags/modelsim/index.html
public/de/tags/modelsim/index.xml
public/de/tags/nandland-go/index.html
public/de/tags/nandland-go/index.xml
public/de/tags/nikola/index.html
public/de/tags/nikola/index.xml
public/de/tags/odoo/index.html
public/de/tags/odoo/index.xml
public/de/tags/page/1/index.html
public/de/tags/page/2/index.html
public/de/tags/page/3/index.html
public/de/tags/quartus/index.html
public/de/tags/quartus/index.xml
public/de/tags/synth/index.html
public/de/tags/synth/index.xml
public/de/tags/verilog/index.html
public/de/tags/verilog/index.xml
public/de/tags/web/index.html
public/de/tags/web/index.xml
public/docs/digital_logic/00_combinatorial_logic/index.html
public/docs/digital_logic/01_boolean_algebra/index.html
public/docs/digital_logic/02_xor/index.html
public/docs/digital_logic/03_binary_system/index.html
public/docs/digital_logic/04_signs/index.html
public/docs/digital_logic/05_alu/index.html
public/docs/digital_logic/06_memory/index.html
public/docs/digital_logic/07_risc_v/index.html
public/docs/digital_logic/agenda.ods
public/docs/digital_logic/agenda2.ods
public/docs/digital_logic/agenda2/index.html
public/docs/digital_logic/agenda3/index.html
public/docs/digital_logic/images/how_does_cpu/1bit_alu_cell.svg
public/docs/digital_logic/images/how_does_cpu/1bit_alu_cell_with_overflow.svg
public/docs/digital_logic/images/how_does_cpu/1bit_alu_cell_with_xor.svg
public/docs/digital_logic/images/how_does_cpu/addition.svg
public/docs/digital_logic/images/how_does_cpu/addition_extended.svg
public/docs/digital_logic/images/how_does_cpu/alu_array.svg
public/docs/digital_logic/images/how_does_cpu/alu_array_with_less.svg
public/docs/digital_logic/images/how_does_cpu/alu_array_with_zero.svg
public/docs/digital_logic/images/how_does_cpu/alu_symbol.svg
public/docs/digital_logic/images/how_does_cpu/alu_symbol_concrete.svg
public/docs/digital_logic/images/how_does_cpu/and_symbol.svg
public/docs/digital_logic/images/how_does_cpu/arithmetic_shift.svg
public/docs/digital_logic/images/how_does_cpu/barrel_shifter_ptl.svg
public/docs/digital_logic/images/how_does_cpu/binary_system.svg
public/docs/digital_logic/images/how_does_cpu/bjt_structure.svg
public/docs/digital_logic/images/how_does_cpu/carry_lookahead_circuit.svg
public/docs/digital_logic/images/how_does_cpu/cla_fulladder_array.svg
public/docs/digital_logic/images/how_does_cpu/common_symbols.svg
public/docs/digital_logic/images/how_does_cpu/cpu_data_path.svg
public/docs/digital_logic/images/how_does_cpu/cpu_instruction_part.svg
public/docs/digital_logic/images/how_does_cpu/cpu_instruction_path.svg
public/docs/digital_logic/images/how_does_cpu/cpu_structure.svg
public/docs/digital_logic/images/how_does_cpu/cpu_structure_simple_scheme.svg
public/docs/digital_logic/images/how_does_cpu/cpu_structure_with_control.svg
public/docs/digital_logic/images/how_does_cpu/de_morgan_nand_equivalence.svg
public/docs/digital_logic/images/how_does_cpu/de_morgan_nor_equivalence.svg
public/docs/digital_logic/images/how_does_cpu/demultiplexer_principle.svg
public/docs/digital_logic/images/how_does_cpu/digital_logic.svg
public/docs/digital_logic/images/how_does_cpu/digitcircle.svg
public/docs/digital_logic/images/how_does_cpu/diode_structure.svg
public/docs/digital_logic/images/how_does_cpu/dram.svg
public/docs/digital_logic/images/how_does_cpu/example.jpg
public/docs/digital_logic/images/how_does_cpu/four-bit-comparator.svg
public/docs/digital_logic/images/how_does_cpu/fulladder_array.svg
public/docs/digital_logic/images/how_does_cpu/fulladder_cell.svg
public/docs/digital_logic/images/how_does_cpu/fulladder_structure.svg
public/docs/digital_logic/images/how_does_cpu/fulladder_structure_with_xor.svg
public/docs/digital_logic/images/how_does_cpu/fulladder_subtractor.svg
public/docs/digital_logic/images/how_does_cpu/halfadder2fulladder.svg
public/docs/digital_logic/images/how_does_cpu/halfadder_structure.svg
public/docs/digital_logic/images/how_does_cpu/havard_vs_neumann.svg
public/docs/digital_logic/images/how_does_cpu/instruction_types.ods
public/docs/digital_logic/images/how_does_cpu/instruction_types.png
public/docs/digital_logic/images/how_does_cpu/inverter_cmos.svg
public/docs/digital_logic/images/how_does_cpu/inverter_nmos.svg
public/docs/digital_logic/images/how_does_cpu/inverter_stick_diagram.svg
public/docs/digital_logic/images/how_does_cpu/inverter_symbol.svg
public/docs/digital_logic/images/how_does_cpu/lfsr.svg
public/docs/digital_logic/images/how_does_cpu/lights.png
public/docs/digital_logic/images/how_does_cpu/logical_shift.svg
public/docs/digital_logic/images/how_does_cpu/m1_cycle.svg
public/docs/digital_logic/images/how_does_cpu/m2m3_cycle.svg
public/docs/digital_logic/images/how_does_cpu/memhierarchy.svg
public/docs/digital_logic/images/how_does_cpu/memory_model.svg
public/docs/digital_logic/images/how_does_cpu/mosfet_model.svg
public/docs/digital_logic/images/how_does_cpu/mosfet_model_old.svg
public/docs/digital_logic/images/how_does_cpu/mosfet_symbols.svg
public/docs/digital_logic/images/how_does_cpu/multiplexer.svg
public/docs/digital_logic/images/how_does_cpu/multiplexer_principle.svg
public/docs/digital_logic/images/how_does_cpu/multiplexer_symbol.svg
public/docs/digital_logic/images/how_does_cpu/multiplication_hw.svg
public/docs/digital_logic/images/how_does_cpu/mux_ptl.svg
public/docs/digital_logic/images/how_does_cpu/nand_cmos.svg
public/docs/digital_logic/images/how_does_cpu/nand_nmos.svg
public/docs/digital_logic/images/how_does_cpu/nand_symbol.svg
public/docs/digital_logic/images/how_does_cpu/nor_cmos.svg
public/docs/digital_logic/images/how_does_cpu/nor_nmos.svg
public/docs/digital_logic/images/how_does_cpu/nor_symbol.svg
public/docs/digital_logic/images/how_does_cpu/one_and_two_complement.svg
public/docs/digital_logic/images/how_does_cpu/or_array.svg
public/docs/digital_logic/images/how_does_cpu/or_symbol.svg
public/docs/digital_logic/images/how_does_cpu/overflow_detection_gates.png
public/docs/digital_logic/images/how_does_cpu/ram_schematic.svg
public/docs/digital_logic/images/how_does_cpu/register_file.svg
public/docs/digital_logic/images/how_does_cpu/register_file_read_ports.svg
public/docs/digital_logic/images/how_does_cpu/register_file_write_port.svg
public/docs/digital_logic/images/how_does_cpu/shifter_ptl.svg
public/docs/digital_logic/images/how_does_cpu/shifter_register_level.svg
public/docs/digital_logic/images/how_does_cpu/single-bit-comparator.svg
public/docs/digital_logic/images/how_does_cpu/sram_cmos.svg
public/docs/digital_logic/images/how_does_cpu/sram_nmos.svg
public/docs/digital_logic/images/how_does_cpu/symbols.svg
public/docs/digital_logic/images/how_does_cpu/transition_scheme.svg
public/docs/digital_logic/images/how_does_cpu/unused/741818_circuit.png
public/docs/digital_logic/images/how_does_cpu/unused/74181_circuitry.png
public/docs/digital_logic/images/how_does_cpu/unused/74181_logic_table.png
public/docs/digital_logic/images/how_does_cpu/unused/alu_schematic.svg
public/docs/digital_logic/images/how_does_cpu/unused/alu_schematic_extended.svg
public/docs/digital_logic/images/how_does_cpu/unused/and_array.svg
public/docs/digital_logic/images/how_does_cpu/unused/triode.svg
public/docs/digital_logic/images/how_does_cpu/unused/z80_pinout.svg
public/docs/digital_logic/images/how_does_cpu/unused/z80_registers.svg
public/docs/digital_logic/images/how_does_cpu/unused/z80_structure.svg
public/docs/digital_logic/images/how_does_cpu/wire_and.svg
public/docs/digital_logic/images/how_does_cpu/wire_or.svg
public/docs/digital_logic/images/how_does_cpu/xor_cmos.svg
public/docs/digital_logic/images/how_does_cpu/xor_symbol.svg
public/docs/digital_logic/index.html
public/docs/digital_logic/index.xml
public/docs/digital_logic_2/10_sequential_logic/index.html
public/docs/digital_logic_2/11_clocks_and_registers/index.html
public/docs/digital_logic_2/images/how_does_cpu/crystal_symbol.svg
public/docs/digital_logic_2/images/how_does_cpu/dflipflop_circuit.svg
public/docs/digital_logic_2/images/how_does_cpu/dflipflop_counter.svg
public/docs/digital_logic_2/images/how_does_cpu/dflipflop_symbol.svg
public/docs/digital_logic_2/images/how_does_cpu/flipflop_circuit.svg
public/docs/digital_logic_2/images/how_does_cpu/flipflop_symbol.svg
public/docs/digital_logic_2/images/how_does_cpu/index.html
public/docs/digital_logic_2/images/how_does_cpu/inverter_chain.svg
public/docs/digital_logic_2/images/how_does_cpu/inverter_chain_symbol.svg
public/docs/digital_logic_2/images/how_does_cpu/mealy_logic.svg
public/docs/digital_logic_2/images/how_does_cpu/moore_logic.svg
public/docs/digital_logic_2/images/how_does_cpu/moore_mealy_logic.svg
public/docs/digital_logic_2/images/how_does_cpu/pierce_gate_circuit.svg
public/docs/digital_logic_2/images/how_does_cpu/register.svg
public/docs/digital_logic_2/images/how_does_cpu/rtl_scheme.svg
public/docs/digital_logic_2/images/how_does_cpu/sequential_logic.svg
public/docs/digital_logic_2/images/how_does_cpu/sequential_logic2.svg
public/docs/digital_logic_2/index.html
public/docs/digital_logic_2/index.xml
public/docs/digital_logic_x/images/arithmetic_shift.svg
public/docs/digital_logic_x/images/booth_algorithm.svg
public/docs/digital_logic_x/images/booth_flowchart.svg
public/docs/digital_logic_x/images/booth_hardware.svg
public/docs/digital_logic_x/images/cordic_circle.svg
public/docs/digital_logic_x/images/dds_principle.svg
public/docs/digital_logic_x/images/unit_circle.svg
public/docs/digital_logic_x/index.html
public/docs/digital_logic_x/index.xml
public/docs/digital_logic_x/x0_multiplication/index.html
public/docs/digital_logic_x/x2_cordic/index.html
public/docs/index.html
public/docs/index.xml
public/drafts/alu2/index.html
public/drafts/index.html
public/drafts/index.xml
public/drafts/memory.adoc.draft
public/drafts/prequel-short-introduction-to-electronics.adoc.draft
public/en.search-data.min.ebd640171c32fd386476ce920717a7daf1cab0105d6539ae68091f877692e576.json
public/en.search.min.b9a3312505df2ca6e03cb268b5aae98afdfcf22c1335b9e4987d77a235e2afb4.js
public/en/index.html
public/en/sitemap.xml
public/favicon.png
public/favicon.svg
public/flexsearch.min.js
public/fonts/roboto-mono-v13-latin-regular.woff
public/fonts/roboto-mono-v13-latin-regular.woff2
public/fonts/roboto-v27-latin-700.woff
public/fonts/roboto-v27-latin-700.woff2
public/fonts/roboto-v27-latin-regular.woff
public/fonts/roboto-v27-latin-regular.woff2
public/index.html
public/index.xml
public/katex/auto-render.min.js
public/katex/fonts/KaTeX_AMS-Regular.ttf
public/katex/fonts/KaTeX_AMS-Regular.woff
public/katex/fonts/KaTeX_AMS-Regular.woff2
public/katex/fonts/KaTeX_Caligraphic-Bold.ttf
public/katex/fonts/KaTeX_Caligraphic-Bold.woff
public/katex/fonts/KaTeX_Caligraphic-Bold.woff2
public/katex/fonts/KaTeX_Caligraphic-Regular.ttf
public/katex/fonts/KaTeX_Caligraphic-Regular.woff
public/katex/fonts/KaTeX_Caligraphic-Regular.woff2
public/katex/fonts/KaTeX_Fraktur-Bold.ttf
public/katex/fonts/KaTeX_Fraktur-Bold.woff
public/katex/fonts/KaTeX_Fraktur-Bold.woff2
public/katex/fonts/KaTeX_Fraktur-Regular.ttf
public/katex/fonts/KaTeX_Fraktur-Regular.woff
public/katex/fonts/KaTeX_Fraktur-Regular.woff2
public/katex/fonts/KaTeX_Main-Bold.ttf
public/katex/fonts/KaTeX_Main-Bold.woff
public/katex/fonts/KaTeX_Main-Bold.woff2
public/katex/fonts/KaTeX_Main-BoldItalic.ttf
public/katex/fonts/KaTeX_Main-BoldItalic.woff
public/katex/fonts/KaTeX_Main-BoldItalic.woff2
public/katex/fonts/KaTeX_Main-Italic.ttf
public/katex/fonts/KaTeX_Main-Italic.woff
public/katex/fonts/KaTeX_Main-Italic.woff2
public/katex/fonts/KaTeX_Main-Regular.ttf
public/katex/fonts/KaTeX_Main-Regular.woff
public/katex/fonts/KaTeX_Main-Regular.woff2
public/katex/fonts/KaTeX_Math-BoldItalic.ttf
public/katex/fonts/KaTeX_Math-BoldItalic.woff
public/katex/fonts/KaTeX_Math-BoldItalic.woff2
public/katex/fonts/KaTeX_Math-Italic.ttf
public/katex/fonts/KaTeX_Math-Italic.woff
public/katex/fonts/KaTeX_Math-Italic.woff2
public/katex/fonts/KaTeX_SansSerif-Bold.ttf
public/katex/fonts/KaTeX_SansSerif-Bold.woff
public/katex/fonts/KaTeX_SansSerif-Bold.woff2
public/katex/fonts/KaTeX_SansSerif-Italic.ttf
public/katex/fonts/KaTeX_SansSerif-Italic.woff
public/katex/fonts/KaTeX_SansSerif-Italic.woff2
public/katex/fonts/KaTeX_SansSerif-Regular.ttf
public/katex/fonts/KaTeX_SansSerif-Regular.woff
public/katex/fonts/KaTeX_SansSerif-Regular.woff2
public/katex/fonts/KaTeX_Script-Regular.ttf
public/katex/fonts/KaTeX_Script-Regular.woff
public/katex/fonts/KaTeX_Script-Regular.woff2
public/katex/fonts/KaTeX_Size1-Regular.ttf
public/katex/fonts/KaTeX_Size1-Regular.woff
public/katex/fonts/KaTeX_Size1-Regular.woff2
public/katex/fonts/KaTeX_Size2-Regular.ttf
public/katex/fonts/KaTeX_Size2-Regular.woff
public/katex/fonts/KaTeX_Size2-Regular.woff2
public/katex/fonts/KaTeX_Size3-Regular.ttf
public/katex/fonts/KaTeX_Size3-Regular.woff
public/katex/fonts/KaTeX_Size3-Regular.woff2
public/katex/fonts/KaTeX_Size4-Regular.ttf
public/katex/fonts/KaTeX_Size4-Regular.woff
public/katex/fonts/KaTeX_Size4-Regular.woff2
public/katex/fonts/KaTeX_Typewriter-Regular.ttf
public/katex/fonts/KaTeX_Typewriter-Regular.woff
public/katex/fonts/KaTeX_Typewriter-Regular.woff2
public/katex/katex.min.css
public/katex/katex.min.js
public/manifest.json
public/mermaid.min.js
public/pages/images/electronic_basics/Phasenverschiebung_induktiv.svg
public/pages/images/electronic_basics/atomic_model_Al.svg
public/pages/images/electronic_basics/atomic_model_C.svg
public/pages/images/electronic_basics/atomic_model_Cu.svg
public/pages/images/electronic_basics/atomic_model_Si.svg
public/pages/images/electronic_basics/capacitor.jpg
public/pages/images/electronic_basics/capacitor.svg
public/pages/images/electronic_basics/coil.jpg
public/pages/images/electronic_basics/coil.svg
public/pages/images/electronic_basics/covalent_bonding_c.svg
public/pages/images/electronic_basics/covalent_bonding_si.svg
public/pages/images/electronic_basics/discrete_capacitors.jpg
public/pages/images/electronic_basics/discrete_resistors.jpg
public/pages/images/electronic_basics/discrete_resistors_edit.jpg
public/pages/images/electronic_basics/electrostatic_field.svg
public/pages/images/electronic_basics/highpass.svg
public/pages/images/electronic_basics/highpass_bode_diagram.svg
public/pages/images/electronic_basics/ideal_voltage_source.svg
public/pages/images/electronic_basics/lowpass.svg
public/pages/images/electronic_basics/lowpass_bode_diagram.svg
public/pages/images/electronic_basics/phasenverschiebung_kapazitiv.svg
public/pages/images/electronic_basics/potential.svg
public/pages/images/electronic_basics/potential_l.svg
public/pages/images/electronic_basics/potential_ll.svg
public/pages/images/electronic_basics/real_voltage_source.svg
public/pages/images/electronic_basics/resistance_measurement_l.svg
public/pages/images/electronic_basics/resistance_measurement_ll.svg
public/pages/images/electronic_basics/resistor_circuit.svg
public/pages/images/electronic_basics/resistor_rules.svg
public/pages/images/electronic_basics/simple_circuit.svg
public/pages/images/electronic_basics/smd_example.jpg
public/pages/images/electronic_basics/voltage_source.svg
public/pages/index.html
public/pages/index.xml
public/pages/lowpass_phase.py
public/pages/overview/index.html
public/pages/overview2/index.html
public/pages/prequel-short-introduction-to-electronics/index.html
public/pages/short-introduction-to-electronics-102/index.html
public/posts/index.html
public/posts/index.xml
public/posts/page/1/index.html
public/posts/synth/05_pocket_operator_modular_400/index.html
public/posts/synth/06_pocket_operator_modular_400/index.html
public/posts/synth/09_eurorack_modular/index.html
public/posts/synth/11_more_patch_ideas/index.html
public/posts/synth/13_another_simple_patch/index.html
public/posts/synth/14_another_small_patch/index.html
public/posts/synth/15_jam_session/index.html
public/posts/synth/16_noise_floor/index.html
public/posts/synth/25_build_your_own_modules/index.html
public/posts/synth/beep_bleep.jpg
public/posts/synth/beep_bleep.mp4
public/posts/synth/eurorack_modular.jpg
public/posts/synth/eurorack_modular.mp4
public/posts/synth/jam_session.jpg
public/posts/synth/jam_session.m4a
public/posts/synth/lfo_sem_patch.jpg
public/posts/synth/lfo_sem_patch.m4a
public/posts/synth/lfo_sem_patch2-3.jpg
public/posts/synth/lfo_sem_patch2.m4a
public/posts/synth/lfo_sem_patch3.m4a
public/posts/synth/noise_floor.jpg
public/posts/synth/noise_floor.m4a
public/posts/synth/patch_idea_song_from_tibet.jpg
public/posts/synth/pithily_sounds.jpg
public/posts/synth/pithily_sounds.m4a
public/posts/synth/plong_plong_plong.jpg
public/posts/synth/plong_plong_plong.mp4
public/posts/synth/pom400_patch_idea.jpg
public/posts/synth/pom400_patch_idea0.mp4
public/posts/synth/reverse_polarity_protection.png
public/posts/synth/sem_patch.jpg
public/posts/synth/sem_patch.m4a
public/posts/synth/song_from_tibet.mp4
public/posts/synth/sweeping_sinus.jpg
public/posts/web/00_setting_up_nikola/index.html
public/posts/web/01_writing-about-math-with-asciidoc/index.html
public/posts/web/02_moving-to-hugo/index.html
public/posts/web/03_separate_form_and_content/index.html
public/posts/web/04_odoo_hacks/index.html
public/posts/web/07_serial_interfaces/index.html
public/posts/web/08_religion_spirituality/index.html
public/posts/web/10_wishlist/index.html
public/posts/web/12_caches_and_caching/index.html
public/posts/web/17_analog_computers_101/index.html
public/posts/web/18_op-amps_introduction/index.html
public/posts/web/19_rare_earth_elements/index.html
public/posts/web/20_reducing_rare_earth_elements/index.html
public/posts/web/21_fpga_beginners_0/index.html
public/posts/web/22_fpga_beginners_1/index.html
public/posts/web/23_fpga_beginners_2/index.html
public/posts/web/24_fpga_beginners_3/index.html
public/posts/web/26_get_the_nandlab_go_board_ready_on_debian/index.html
public/posts/web/27_compiling_kicad_on_debian_bullseye/index.html
public/posts/web/28_setup_your_python_based_project/index.html
public/posts/web/29_odoo_with_frontend/index.html
public/posts/web/30_hugo_move_to_gh_pages/index.html
public/posts/web/31_hugo_move_to_gh_pages/index.html
public/posts/web/analog_multiplier.png
public/posts/web/andGate.bdf
public/posts/web/angstrom.png
public/posts/web/counter.tar.gz
public/posts/web/de0nano.jpg
public/posts/web/de0nano_clock.png
public/posts/web/de0nano_input.png
public/posts/web/de0nano_output.png
public/posts/web/de10nano.jpg
public/posts/web/hugo_server.png
public/posts/web/index.html
public/posts/web/index.xml
public/posts/web/inverting_rectifier.png
public/posts/web/inverting_rectifier_signal.png
public/posts/web/ltb162/25_ltb162/index.html
public/posts/web/ltb162/content.jpg
public/posts/web/ltb162/richest_men.jpg
public/posts/web/ltb162/richest_men1.jpg
public/posts/web/ltb162/title.jpg
public/posts/web/ltb162/totem_pole.jpg
public/posts/web/ltb162/totem_pole1.jpg
public/posts/web/modelsim.png
public/posts/web/my_first_fpga_bdf.png
public/posts/web/my_first_fpga_view.png
public/posts/web/new_site.png
public/posts/web/nikola_default.png
public/posts/web/nikola_hyde.png
public/posts/web/odoo_hacks.png
public/posts/web/op-amp-copy.svg
public/posts/web/op-amp-non-inverting.svg
public/posts/web/op-amp.svg
public/posts/web/page/1/index.html
public/posts/web/page/2/index.html
public/posts/web/page/3/index.html
public/posts/web/putty.png
public/posts/web/quartus_analysis_and_elaboration.png
public/posts/web/quartus_and_gate_0.png
public/posts/web/quartus_bdf_canvas.png
public/posts/web/quartus_choose_device.png
public/posts/web/quartus_circuit_extended.png
public/posts/web/quartus_compile_report.png
public/posts/web/quartus_counter_bdf.png
public/posts/web/quartus_counter_bdf_wo_pins.png
public/posts/web/quartus_counter_schematic_0.png
public/posts/web/quartus_counter_schematic_1.png
public/posts/web/quartus_counter_schematic_2.png
public/posts/web/quartus_counter_schematic_3.png
public/posts/web/quartus_counter_schematic_4.png
public/posts/web/quartus_counter_schematic_5.png
public/posts/web/quartus_counter_schematic_6.png
public/posts/web/quartus_counter_schematic_7.png
public/posts/web/quartus_create_symbol_files.png
public/posts/web/quartus_empty_project.png
public/posts/web/quartus_ide.png
public/posts/web/quartus_installer_selection.png
public/posts/web/quartus_library_window.png
public/posts/web/quartus_link_output.png
public/posts/web/quartus_logic_circuit.png
public/posts/web/quartus_logic_circuit_ii.png
public/posts/web/quartus_menu_new_project.png
public/posts/web/quartus_new_file.png
public/posts/web/quartus_pin_assignment.png
public/posts/web/quartus_pin_planner.png
public/posts/web/quartus_pin_planner_after_run.png
public/posts/web/quartus_pin_planner_counter.png
public/posts/web/quartus_pin_planner_ii.png
public/posts/web/quartus_pin_planner_pins_assigned.png
public/posts/web/quartus_pin_tool.png
public/posts/web/quartus_pins_assigned.png
public/posts/web/quartus_programmer.png
public/posts/web/quartus_programmer_counter.png
public/posts/web/quartus_programmer_ep4ce22.png
public/posts/web/quartus_programmer_hardware_setup.png
public/posts/web/quartus_programmer_sof.png
public/posts/web/quartus_project_introduction.png
public/posts/web/quartus_project_naming.png
public/posts/web/quartus_project_summary.png
public/posts/web/quartus_symbol_library.png
public/posts/web/quartus_symbol_library_ii.png
public/posts/web/quartus_symbol_tool.png
public/posts/web/quartus_synthesis.png
public/posts/web/quartus_verilog_file.png
public/posts/web/sum_up.png
public/posts/web/voltage-follower.svg
public/sitemap.xml
public/svg/calendar.svg
public/svg/edit.svg
public/svg/menu.svg
public/svg/toc.svg
public/svg/translate.svg
public/tags/analog/index.html
public/tags/analog/index.xml
public/tags/audio/index.html
public/tags/audio/index.xml
public/tags/beginners/index.html
public/tags/beginners/index.xml
public/tags/blog/index.html
public/tags/blog/index.xml
public/tags/chemistry/index.html
public/tags/chemistry/index.xml
public/tags/computing/index.html
public/tags/computing/index.xml
public/tags/consciousness/index.html
public/tags/consciousness/index.xml
public/tags/debian/index.html
public/tags/debian/index.xml
public/tags/diy/index.html
public/tags/diy/index.xml
public/tags/draft/index.html
public/tags/draft/index.xml
public/tags/duckburg/index.html
public/tags/duckburg/index.xml
public/tags/ecad/index.html
public/tags/ecad/index.xml
public/tags/eda/index.html
public/tags/eda/index.xml
public/tags/electronic/index.html
public/tags/electronic/index.xml
public/tags/electronics/index.html
public/tags/electronics/index.xml
public/tags/fpga/index.html
public/tags/fpga/index.xml
public/tags/frontend/index.html
public/tags/frontend/index.xml
public/tags/gh-actions/index.html
public/tags/gh-actions/index.xml
public/tags/gh-pages/index.html
public/tags/gh-pages/index.xml
public/tags/hugo/index.html
public/tags/hugo/index.xml
public/tags/icecube2/index.html
public/tags/icecube2/index.xml
public/tags/index.html
public/tags/index.xml
public/tags/kicad/index.html
public/tags/kicad/index.xml
public/tags/knowhow/index.html
public/tags/knowhow/index.xml
public/tags/lattice/index.html
public/tags/lattice/index.xml
public/tags/ltb/index.html
public/tags/ltb/index.xml
public/tags/modelsim/index.html
public/tags/modelsim/index.xml
public/tags/nandland-go/index.html
public/tags/nandland-go/index.xml
public/tags/nikola/index.html
public/tags/nikola/index.xml
public/tags/odoo/index.html
public/tags/odoo/index.xml
public/tags/page/1/index.html
public/tags/page/2/index.html
public/tags/page/3/index.html
public/tags/page/4/index.html
public/tags/postgres/index.html
public/tags/postgres/index.xml
public/tags/python/index.html
public/tags/python/index.xml
public/tags/quartus/index.html
public/tags/quartus/index.xml
public/tags/synth/index.html
public/tags/synth/index.xml
public/tags/verilog/index.html
public/tags/verilog/index.xml
public/tags/web/index.html
public/tags/web/index.xml
31s
Run peaceiris/actions-gh-pages@v4
[INFO] Usage https://github.com/peaceiris/actions-gh-pages#readme
Dump inputs
Setup auth token
Prepare publishing assets
Setup Git config
Create a commit
Push the commit or tag
[INFO] Action successfully completed
1s
Post job cleanup.
/usr/bin/git version
git version 2.49.0
Temporarily overriding HOME='/home/runner/work/_temp/7eef6c0b-7775-4a49-8303-12e68be375fc' before making global git config changes
Adding repository directory to the temporary git global config as a safe directory
/usr/bin/git config --global --add safe.directory /home/runner/work/content/content
/usr/bin/git config --local --name-only --get-regexp core.sshCommand
/usr/bin/git submodule foreach --recursive sh -c "git config --local --name-only --get-regexp 'core.sshCommand' && git config --local --unset-all 'core.sshCommand' || :"
/usr/bin/git config --local --name-only --get-regexp http.https://github.com/.extraheader
http.https://github.com/.extraheader
/usr/bin/git config --local --unset-all http.https://github.com/.extraheader
/usr/bin/git submodule foreach --recursive sh -c "git config --local --name-only --get-regexp 'http.https://github.com/.extraheader' && git config --local --unset-all 'http.https://github.com/.extraheader' || :"
0s
Cleaning up orphan processes

Additional context.

No response

[JAs2701]

I have the same problem

[janbrasna]

The repo in STR seems to be building and deploying just fine. Which "deployment file (important)" doesn't end up in the published site, and how you'd expect it to get there — to check from source through artifacts to the env deployment…