File tree
10 files changed
+462
-448
lines changed- doc/changelog.d
- src/ansys/aedt/core
- application
- internal
- modeler
- circuits
- modules/boundary
- tests/system/general
10 files changed
+462
-448
lines changedLines changed: 7 additions & 5 deletions
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
22 | 22 |
| |
23 | 23 |
| |
24 | 24 |
| |
25 |
| - | |
| 25 | + | |
| 26 | + | |
| 27 | + | |
26 | 28 |
| |
27 | 29 |
| |
28 | 30 |
| |
| |||
32 | 34 |
| |
33 | 35 |
| |
34 | 36 |
| |
35 |
| - | |
36 |
| - | |
37 |
| - | |
38 |
| - | |
| 37 | + | |
| 38 | + | |
| 39 | + | |
| 40 | + |
Lines changed: 1 addition & 0 deletions
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
| 1 | + |
Lines changed: 6 additions & 4 deletions
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
28 | 28 |
| |
29 | 29 |
| |
30 | 30 |
| |
| 31 | + | |
31 | 32 |
| |
32 |
| - | |
33 | 33 |
| |
34 | 34 |
| |
35 | 35 |
| |
| |||
90 | 90 |
| |
91 | 91 |
| |
92 | 92 |
| |
93 |
| - | |
| 93 | + | |
94 | 94 |
| |
95 | 95 |
| |
96 | 96 |
| |
| |||
366 | 366 |
| |
367 | 367 |
| |
368 | 368 |
| |
| 369 | + | |
369 | 370 |
| |
370 |
| - | |
371 |
| - | |
| 371 | + | |
| 372 | + | |
| 373 | + | |
372 | 374 |
| |
373 | 375 |
| |
374 | 376 |
| |
|
Lines changed: 9 additions & 2 deletions
Original file line number | Diff line number | Diff line change | |
---|---|---|---|
| |||
204 | 204 |
| |
205 | 205 |
| |
206 | 206 |
| |
207 |
| - | |
208 |
| - | |
| 207 | + | |
| 208 | + | |
| 209 | + | |
| 210 | + | |
| 211 | + | |
| 212 | + | |
| 213 | + | |
| 214 | + | |
| 215 | + | |
209 | 216 |
| |
210 | 217 |
| |
211 | 218 |
| |
|
0 commit comments