feat: update project tt_um_ds_comp_adc from kozlowp1/Delta-Sigma-Comparator-Based-ADC

Commit: de2b68fdce3a41195966431d92b49c320eb21d89
Workflow: https://github.com/kozlowp1/Delta-Sigma-Comparator-Based-ADC/actions/runs/17382494749

Author: TinyTapeoutBot

projects/tt_um_ds_comp_adc/commit_id.json

@@ -1,8 +1,8 @@
 {
   "app": "Tiny Tapeout ttihp25b 68e2a499",
   "repo": "https://github.com/kozlowp1/Delta-Sigma-Comparator-Based-ADC",
-  "commit": "6fabc31614a890c46a8537ca6ad03be8523cb480",
-  "workflow_url": "https://github.com/kozlowp1/Delta-Sigma-Comparator-Based-ADC/actions/runs/17382145723",
+  "commit": "de2b68fdce3a41195966431d92b49c320eb21d89",
+  "workflow_url": "https://github.com/kozlowp1/Delta-Sigma-Comparator-Based-ADC/actions/runs/17382494749",
   "sort_id": 1756742210659,
   "openlane_version": "OpenLane2 3.0.0.dev23",
   "pdk_name": "IHP-Open-PDK",

projects/tt_um_ds_comp_adc/stats/metrics.csv

@@ -3,180 +3,180 @@ design__lint_error__count,0
 design__lint_timing_construct__count,0
 design__lint_warning__count,1
 design__inferred_latch__count,0
-design__instance__count,1956
-design__instance__area,35048.8
+design__instance__count,2604
+design__instance__area,46916.8
 design__instance_unmapped__count,0
 synthesis__check_error__count,0
 design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
 design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
 design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
-power__internal__total,0.002561003901064396
-power__switching__total,0.0006447978084906936
-power__leakage__total,0.000001942456037795637
-power__total,0.0032077443320304155
-clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.33760059592332753
-clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35252804451195097
-timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10100059963147257
-timing__setup__ws__corner:nom_fast_1p32V_m40C,15.186179854580764
+power__internal__total,0.0035878466442227364
+power__switching__total,0.0009364282013848424
+power__leakage__total,0.000001338572587883391
+power__total,0.004525613505393267
+clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27209826828517947
+clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27577274577812705
+timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0989878207420531
+timing__setup__ws__corner:nom_fast_1p32V_m40C,15.1259098416722
 timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
 timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
 timing__hold__wns__corner:nom_fast_1p32V_m40C,0
 timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
 timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
-timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101001
+timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098988
 timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
 timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
-timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.864588
+timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.874865
 timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
 design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
 design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
 design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
-clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.46107571843366624
-clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.49595418065038865
-timing__hold__ws__corner:nom_slow_1p08V_125C,0.5845447624727732
-timing__setup__ws__corner:nom_slow_1p08V_125C,14.384808418244118
+clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3036082859943474
+clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30898159905204714
+timing__hold__ws__corner:nom_slow_1p08V_125C,0.5734608505929535
+timing__setup__ws__corner:nom_slow_1p08V_125C,14.226426661607011
 timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
 timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
 timing__hold__wns__corner:nom_slow_1p08V_125C,0
 timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
 timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
-timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.584545
+timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.573461
 timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
 timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
-timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.266507
+timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.305657
 timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
 design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
 design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
 design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
-clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3841984339415616
-clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4080410846923666
-timing__hold__ws__corner:nom_typ_1p20V_25C,0.28053549166616615
-timing__setup__ws__corner:nom_typ_1p20V_25C,14.882430820058488
+clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28205841238769125
+clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2881575892794197
+timing__hold__ws__corner:nom_typ_1p20V_25C,0.27611297363364573
+timing__setup__ws__corner:nom_typ_1p20V_25C,14.786535969728215
 timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
 timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
 timing__hold__wns__corner:nom_typ_1p20V_25C,0
 timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
 timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
-timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.280535
+timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276113
 timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
 timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
-timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.917490
+timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.928106
 timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
 design__max_slew_violation__count,0
 design__max_fanout_violation__count,0
 design__max_cap_violation__count,0
-clock__skew__worst_hold,-0.33760059592332753
-clock__skew__worst_setup,0.35252804451195097
-timing__hold__ws,0.10100059963147257
-timing__setup__ws,14.384808418244118
+clock__skew__worst_hold,-0.27209826828517947
+clock__skew__worst_setup,0.27577274577812705
+timing__hold__ws,0.0989878207420531
+timing__setup__ws,14.226426661607011
 timing__hold__tns,0.0
 timing__setup__tns,0.0
 timing__hold__wns,0
 timing__setup__wns,0.0
 timing__hold_vio__count,0
-timing__hold_r2r__ws,0.101001
+timing__hold_r2r__ws,0.098988
 timing__hold_r2r_vio__count,0
 timing__setup_vio__count,0
-timing__setup_r2r__ws,15.266507
+timing__setup_r2r__ws,15.305657
 timing__setup_r2r_vio__count,0
 design__die__bbox,0.0 0.0 202.08 313.74
 design__core__bbox,2.88 3.78 199.2 309.96
 design__io,45
 design__die__area,63400.6
 design__core__area,60109.3
-design__instance__count__stdcell,1956
-design__instance__area__stdcell,35048.8
+design__instance__count__stdcell,2604
+design__instance__area__stdcell,46916.8
 design__instance__count__macros,0
 design__instance__area__macros,0
 design__instance__count__padcells,0
 design__instance__area__padcells,0
 design__instance__count__cover,0
 design__instance__area__cover,0
-design__instance__utilization,0.583084
-design__instance__utilization__stdcell,0.583084
+design__instance__utilization,0.780525
+design__instance__utilization__stdcell,0.780525
 design__rows,81
 design__rows:CoreSite,81
 design__sites,33129
 design__sites:CoreSite,33129
 design__instance__count__class:buffer,8
-design__instance__area__class:buffer,61.6896
-design__instance__count__class:inverter,60
-design__instance__area__class:inverter,328.406
-design__instance__count__class:sequential_cell,309
-design__instance__area__class:sequential_cell,14576.9
-design__instance__count__class:multi_input_combinational_cell,919
-design__instance__area__class:multi_input_combinational_cell,10331.2
+design__instance__area__class:buffer,63.504
+design__instance__count__class:inverter,61
+design__instance__area__class:inverter,332.035
+design__instance__count__class:sequential_cell,413
+design__instance__area__class:sequential_cell,19483
+design__instance__count__class:multi_input_combinational_cell,1268
+design__instance__area__class:multi_input_combinational_cell,14382.7
 flow__warnings__count,1
 flow__errors__count,0
 design__power_grid_violation__count__net:VPWR,0
 design__power_grid_violation__count__net:VGND,0
 design__power_grid_violation__count,0
-design__instance__count__class:timing_repair_buffer,598
-design__instance__area__class:timing_repair_buffer,9220.78
+design__instance__count__class:timing_repair_buffer,776
+design__instance__area__class:timing_repair_buffer,11978.7
 timing__drv__floating__nets,0
 timing__drv__floating__pins,0
 design__instance__displacement__total,0
 design__instance__displacement__mean,0
 design__instance__displacement__max,0
-route__wirelength__estimated,39605
+route__wirelength__estimated,52272.9
 design__violations,0
-design__instance__count__class:clock_buffer,55
-design__instance__area__class:clock_buffer,486.259
-design__instance__count__class:clock_inverter,2
-design__instance__area__class:clock_inverter,16.3296
+design__instance__count__class:clock_buffer,65
+design__instance__area__class:clock_buffer,589.68
+design__instance__count__class:clock_inverter,10
+design__instance__area__class:clock_inverter,70.7616
 design__instance__count__setup_buffer,0
-design__instance__count__hold_buffer,479
-antenna__violating__nets,1
-antenna__violating__pins,1
-route__antenna_violation__count,1
-antenna_diodes_count,5
-design__instance__count__class:antenna_cell,5
-design__instance__area__class:antenna_cell,27.216
-route__net,2270
+design__instance__count__hold_buffer,624
+antenna__violating__nets,0
+antenna__violating__pins,0
+route__antenna_violation__count,0
+antenna_diodes_count,3
+design__instance__count__class:antenna_cell,3
+design__instance__area__class:antenna_cell,16.3296
+route__net,3021
 route__net__special,2
-route__drc_errors__iter:0,539
-route__wirelength__iter:0,41337
-route__drc_errors__iter:1,187
-route__wirelength__iter:1,41058
-route__drc_errors__iter:2,180
-route__wirelength__iter:2,40996
-route__drc_errors__iter:3,33
-route__wirelength__iter:3,40928
-route__drc_errors__iter:4,10
-route__wirelength__iter:4,40922
+route__drc_errors__iter:0,762
+route__wirelength__iter:0,54956
+route__drc_errors__iter:1,241
+route__wirelength__iter:1,54449
+route__drc_errors__iter:2,176
+route__wirelength__iter:2,54320
+route__drc_errors__iter:3,13
+route__wirelength__iter:3,54208
+route__drc_errors__iter:4,5
+route__wirelength__iter:4,54198
 route__drc_errors__iter:5,0
-route__wirelength__iter:5,40903
+route__wirelength__iter:5,54191
 route__drc_errors,0
-route__wirelength,40903
-route__vias,10879
-route__vias__singlecut,10879
+route__wirelength,54191
+route__vias,14499
+route__vias__singlecut,14499
 route__vias__multicut,0
 design__disconnected_pin__count,14
 design__critical_disconnected_pin__count,0
-route__wirelength__max,387.635
-timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,332
+route__wirelength__max,527.185
+timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,439
 timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
-timing__unannotated_net__count__corner:nom_slow_1p08V_125C,332
+timing__unannotated_net__count__corner:nom_slow_1p08V_125C,439
 timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
-timing__unannotated_net__count__corner:nom_typ_1p20V_25C,332
+timing__unannotated_net__count__corner:nom_typ_1p20V_25C,439
 timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
-timing__unannotated_net__count,332
+timing__unannotated_net__count,439
 timing__unannotated_net_filtered__count,0
-design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
-design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
-design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000319743
-design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000344539
-design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000184762
-design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000344539
-design_powergrid__voltage__worst,0.0000344539
-design_powergrid__voltage__worst__net:VPWR,1.19997
-design_powergrid__drop__worst,0.0000344539
-design_powergrid__drop__worst__net:VPWR,0.0000319743
-design_powergrid__voltage__worst__net:VGND,0.0000344539
-design_powergrid__drop__worst__net:VGND,0.0000344539
+design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
+design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
+design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000041372
+design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000403386
+design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000275487
+design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000403386
+design_powergrid__voltage__worst,0.0000403386
+design_powergrid__voltage__worst__net:VPWR,1.19996
+design_powergrid__drop__worst,0.000041372
+design_powergrid__drop__worst__net:VPWR,0.000041372
+design_powergrid__voltage__worst__net:VGND,0.0000403386
+design_powergrid__drop__worst__net:VGND,0.0000403386
 ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
-ir__drop__avg,0.000019499999999999999646983772638719756287173368036746978759765625
-ir__drop__worst,0.0000319999999999999985519395784283602779396460391581058502197265625
+ir__drop__avg,0.00002799999999999999957998007837911558226551278494298458099365234375
+ir__drop__worst,0.0000413999999999999966442641718966655162148526869714260101318359375
 magic__drc_error__count,0
 magic__illegal_overlap__count,0
 design__lvs_device_difference__count,0

projects/tt_um_ds_comp_adc/stats/synthesis-stats.txt

@@ -2,40 +2,42 @@
 
 === tt_um_ds_comp_adc ===
 
-   Number of wires:               1589
-   Number of wire bits:           1624
-   Number of public wires:         319
-   Number of public wire bits:     354
+   Number of wires:               2147
+   Number of wire bits:           2182
+   Number of public wires:         423
+   Number of public wire bits:     458
    Number of ports:                  8
    Number of port bits:             43
    Number of memories:               0
    Number of memory bits:            0
    Number of processes:              0
-   Number of cells:               1296
-     sg13g2_a21o_1                  23
-     sg13g2_a21oi_1                106
-     sg13g2_a221oi_1                14
-     sg13g2_a22oi_1                 39
-     sg13g2_and2_1                  26
+   Number of cells:               1750
+     sg13g2_a21o_1                  20
+     sg13g2_a21oi_1                144
+     sg13g2_a221oi_1                20
+     sg13g2_a22oi_1                 37
+     sg13g2_and2_1                  30
+     sg13g2_and3_1                   2
      sg13g2_buf_1                    8
-     sg13g2_dfrbp_1                309
-     sg13g2_inv_1                   60
-     sg13g2_mux2_1                 115
-     sg13g2_nand2_1                 68
-     sg13g2_nand2b_1                50
-     sg13g2_nand3_1                 18
+     sg13g2_dfrbp_1                413
+     sg13g2_inv_1                   61
+     sg13g2_mux2_1                 171
+     sg13g2_nand2_1                 86
+     sg13g2_nand2b_1                93
+     sg13g2_nand3_1                 16
      sg13g2_nand3b_1                 2
-     sg13g2_nand4_1                  5
-     sg13g2_nor2_1                 113
-     sg13g2_nor2b_1                 52
-     sg13g2_nor3_1                   7
-     sg13g2_o21ai_1                 82
-     sg13g2_or2_1                    7
-     sg13g2_or3_1                    3
+     sg13g2_nand4_1                 11
+     sg13g2_nor2_1                 154
+     sg13g2_nor2b_1                 72
+     sg13g2_nor3_1                   4
+     sg13g2_nor4_1                   6
+     sg13g2_o21ai_1                108
+     sg13g2_or2_1                   15
+     sg13g2_or4_1                    1
      sg13g2_tielo                   16
-     sg13g2_xnor2_1                108
-     sg13g2_xor2_1                  65
+     sg13g2_xnor2_1                158
+     sg13g2_xor2_1                 102
 
-   Chip area for module '\tt_um_ds_comp_adc': 25182.397800
-     of which used for sequential elements: 14576.889600 (57.89%)
+   Chip area for module '\tt_um_ds_comp_adc': 34176.454200
+     of which used for sequential elements: 19483.027200 (57.01%)