Skip to content

Commit cbe77f5

Browse files
committed
Fix unit test
1 parent 6926d62 commit cbe77f5

File tree

1 file changed

+22
-10
lines changed

1 file changed

+22
-10
lines changed

tests/test_dbc.py

Lines changed: 22 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -471,16 +471,28 @@ def test_candbpp_startbit():
471471
SG_ SIG10 : 4|13@0+ (0.1,0) [350|450] "V" DEV1
472472
''').encode('utf-8'))
473473
matrix = canmatrix.formats.dbc.load(dbc, dbcImportEncoding="utf8")
474-
assert matrix.frames[0].signal_by_name("SIG1").start_bit == 39
475-
assert matrix.frames[0].signal_by_name("SIG2").start_bit == 52
476-
assert matrix.frames[0].signal_by_name("SIG3").start_bit == 51
477-
assert matrix.frames[0].signal_by_name("SIG4").start_bit == 6
478-
assert matrix.frames[0].signal_by_name("SIG5").start_bit == 5
479-
assert matrix.frames[0].signal_by_name("SIG6").start_bit == 23
480-
assert matrix.frames[0].signal_by_name("SIG7").start_bit == 7
481-
assert matrix.frames[0].signal_by_name("SIG8").start_bit == 34
482-
assert matrix.frames[0].signal_by_name("SIG9").start_bit == 18
483-
assert matrix.frames[0].signal_by_name("SIG10").start_bit == 4
474+
# Motorola forward LSB
475+
assert matrix.frames[0].signal_by_name("SIG1").get_startbit(True, True) == 36
476+
assert matrix.frames[0].signal_by_name("SIG2").get_startbit(True, True) == 52
477+
assert matrix.frames[0].signal_by_name("SIG3").get_startbit(True, True) == 56
478+
assert matrix.frames[0].signal_by_name("SIG4").get_startbit(True, True) == 6
479+
assert matrix.frames[0].signal_by_name("SIG5").get_startbit(True, True) == 5
480+
assert matrix.frames[0].signal_by_name("SIG6").get_startbit(True, True) == 21
481+
assert matrix.frames[0].signal_by_name("SIG7").get_startbit(True, True) == 7
482+
assert matrix.frames[0].signal_by_name("SIG8").get_startbit(True, True) == 40
483+
assert matrix.frames[0].signal_by_name("SIG9").get_startbit(True, True) == 24
484+
assert matrix.frames[0].signal_by_name("SIG10").get_startbit(True, True) == 8
485+
# Motorola forward MSB
486+
assert matrix.frames[0].signal_by_name("SIG1").get_startbit(True, False) == 39
487+
assert matrix.frames[0].signal_by_name("SIG2").get_startbit(True, False) == 52
488+
assert matrix.frames[0].signal_by_name("SIG3").get_startbit(True, False) == 51
489+
assert matrix.frames[0].signal_by_name("SIG4").get_startbit(True, False) == 6
490+
assert matrix.frames[0].signal_by_name("SIG5").get_startbit(True, False) == 5
491+
assert matrix.frames[0].signal_by_name("SIG6").get_startbit(True, False) == 23
492+
assert matrix.frames[0].signal_by_name("SIG7").get_startbit(True, False) == 7
493+
assert matrix.frames[0].signal_by_name("SIG8").get_startbit(True, False) == 34
494+
assert matrix.frames[0].signal_by_name("SIG9").get_startbit(True, False) == 18
495+
assert matrix.frames[0].signal_by_name("SIG10").get_startbit(True, False) == 4
484496

485497

486498
def test_missing_space():

0 commit comments

Comments
 (0)